Parallel Programming for FPGAs The HLS Book

Ryan Kastner Janarbek Matai Stephen Neuendorffer

Parallel Programming for FPGAs

Ryan Kastner, Janarbek Matai, and Stephen Neuendorffer

2024-08-19

Copyright 2011-2024.

This work is licensed under the Creative Commons Attribution 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

The newest version of this book can be found at <http://hlsbook.ucsd.edu>. The authors welcome your feedback and suggestions.

Contents

Preface

"When someone says, 'I want a programming language in which I need only say what I wish done', give him a lollipop." -Alan Perlis

This book focuses on the use of algorithmic high-level synthesis (HLS) to build application-specific FPGA systems. Our goal is to give the reader an appreciation of the process of creating an optimized hardware design using HLS. Although the details are, of necessity, different from parallel programming for multicore processors or GPUs, many of the fundamental concepts are similar. For example, designers must understand memory hierarchy and bandwidth, spatial and temporal locality of reference, parallelism, and tradeoffs between computation and storage.

This book is a practical guide for anyone interested in building FPGA systems. In a university environment, it is appropriate for advanced undergraduate and graduate courses. At the same time, it is also useful for practicing system designers and embedded programmers. The book assumes the reader has a working knowledge of $C/C++$ and includes a significant amount of sample code. In addition, we assume familiarity with basic computer architecture concepts (pipelining, speedup, Amdahl's Law, etc.). A knowledge of the RTL-based FPGA design flow is helpful, although not required.

The book includes several features that make it particularly valuable in a classroom environment. It includes questions within each chapter that will challenge the reader to solidify their understanding of the material. There are associated projects and labs that were developed and used in the HLS class taught at UCSD (CSE 237C) that are available at Read the Docs (<https://pp4fpgas.readthedocs.io/>). The projects teach concepts in HLS using examples in the domain of digital signal processing with a focus on developing wireless communication systems. Each project is more or less associated with one chapter in the book. The labs aim to help understand how to integrate HLS designs into an FPGA system on chip. The projects and labs have reference designs targeting FPGA boards distributed through the Xilinx University Program (<http://www.xilinx.com/support/university.html>). The FPGA boards are available for commercial purchase. Any reader of the book is encouraged to request an evaluation license of Vivado® HLS at <http://www.xilinx.com>.

This book is not primarily about HLS algorithms. There are many excellent resources that provide details about the HLS process including algorithms for scheduling, resource allocation, and binding [\[59,](#page-254-0) [36,](#page-252-0) [25,](#page-251-0) [33\]](#page-252-1). This book is valuable in a course that focuses on these concepts as supplementary material, giving students an idea of how the algorithms fit together in a coherent form, and providing concrete use cases of applications developed in a HLS language. This book is also not primarily about the intricacies of FPGA architectures or RTL design techniques. However, again it may be valuable as supplementary material for those looking to understand more about the system-level context.

This book focuses on using Xilinx tools for implementing designs, in particular Vivado® HLS to perform the translation from C-like code to RTL. C programming examples are given that are specific to the syntax used in Vivado[®] HLS. In general, the book explains not only Vivado[®] HLS specifics, but also the underlying generic HLS concepts that are often found in other tools. We encourage readers with access to other tools to understand how these concepts are interpreted in any HLS tool they may be using.

Good luck and happy programming!

Acknowledgements

Many people have contributed to making this book happen. Probably first and foremost are the many people who have done research in the area of High-Level Synthesis. Underlying each of the applications in this book are many individual synthesis and mapping technologies which combine to result in high-quality implementations.

Many people have worked directly on the Vivado[®] HLS tool over the years. From the beginning in Jason Cong's research group at UCLA as the AutoPilot tool, to making a commercial product at AutoESL Inc., to widespread adoption at Xilinx, it's taken many hours of engineering to build an effective tool. To Zhiru Zhang, Yiping Fan, Bin Liu, Guoling Han, Kecheng Hao, Peichen Pan, Devadas Varma, Chuck Song, and many others: your efforts are greatly appreciated.

The idea for this book originally arose out of a hallway conversation with Salil Raje shortly after Xilinx acquired the AutoESL technology. Much thanks to Salil for his early encouragement and financial support. Ivo Bolsens and Kees Vissers also had the trust that we could make something worth the effort. Thanks to you all for having the patience to wait for good things to emerge.

This book would not have been possible without substantial support from the UCSD Wireless Embedded Systems Program. This book grew out of the need to make a hardware design class that could be broadly applicable to students coming from a mix of software and hardware backgrounds. The program provided substantial resources in terms of lab instructors, teaching assistants, and supplies that were invaluable as we developed (and re-developed) the curriculum that eventually morphed into this book. Thanks to all the UCSD 237C students over the years for providing feedback on what made sense, what didn't, and generally acting as guinea pigs over many revisions of the class and this book. Your suggestions and feedback were extremely helpful. A special thanks to the TAs for these classes, notable Alireza Khodamoradi, Pingfan Meng, Dajung Lee, Quentin Gautier, and Armaiti Ardeshiricham; they certainly felt the growing pains a lot more than the instructor.

Various colleagues have been subjected to early drafts of the book, including Zhiru Zhang, Mike Wirthlin, Jonathan Corbett. We appreciate your feedback.

Chapter 1

Introduction

1.1 High-level Synthesis (HLS)

The hardware design process has evolved significantly over the years. When the circuits were small, hardware designers could more easily specify every transistor, how they were wired together, and their physical layout. Everything was done manually. As our ability to manufacture more transistors increased, hardware designers began to rely on automated design tools to help them in the process of creating the circuits. These tools gradually become more and more sophisticated and allowed hardware designers to work at higher levels of abstraction and thus become more efficient. Rather than specify the layout of every transistor, a hardware designer could instead specify digital circuits and have [electronic design automation \(EDA\)](#page-260-2) tools automatically translate these more abstract specifications into a physical layout.

The Mead and Conway approach [\[58\]](#page-254-1) of using a programming language (e.g., Verilog or VHDL) that compiles a design into physical chips took hold in the 1980s. Since that time, the hardware complexity has continued to increase at an exponential rate, which forced hardware designers to move to even more abstract hardware programming languages. [register-transfer level \(RTL\)](#page-260-3) was one step in abstraction, enabling a designer to simply specify the registers and the operations performed on those registers, without considering how the registers and operations are eventually implemented. [EDA](#page-260-2) tools can translate [RTL](#page-260-3) specifications into a digital circuit model and then subsequently into the detailed specification for a device that implements the digital circuit. This specification might be the files necessary to manufacture a custom device or might be the files necessary to program an off-the-shelf device, such as an [field-programmable gate array \(FPGA\).](#page-260-4) Ultimately, the combination of these abstractions enables designers to build extraordinarily complex systems without getting lost in the details of how they are implemented. A non-technical perspective on the value of these abstractions can be found in [\[50\]](#page-253-0).

[high-level synthesis \(HLS\)](#page-260-5) is yet another step in abstraction that enables a designer to focus on larger architectural questions rather than individual registers and cycle-to-cycle operations. Instead a designer captures behavior in a program that does not include specific registers or cycles and an [HLS](#page-260-5) tool creates the detailed [RTL](#page-260-3) micro-architecture. One of the first tools to implement such a flow was based on behavioral Verilog and generated an [RTL-](#page-260-3)level architecture also captured in Verilog[\[43\]](#page-253-1). Many commercial tools now use $C/C++$ as the input language. For the most part the language is unimportant, assuming that you have a tool that accepts the program you want to synthesize!

Fundamentally, algorithmic HLS does several things automatically that an RTL designer does manually:

- [HLS](#page-260-5) analyzes and exploits the concurrency in an algorithm.
- [HLS](#page-260-5) inserts registers as necessary to limit critical paths and achieve a desired clock frequency.
- [HLS](#page-260-5) generates control logic that directs the data path.
- [HLS](#page-260-5) implements interfaces to connect to the rest of the system.
- [HLS](#page-260-5) maps data onto storage elements to balance resource usage and bandwidth.
- [HLS](#page-260-5) maps computation onto logic elements performing user specified and automatic optimizations to achieve the most efficient implementation.

Generally, the goal of [HLS](#page-260-5) is to make these decisions automatically based upon user-provided input specification and design constraints. However, [HLS](#page-260-5) tools greatly differ in their ability to do this effectively. Fortunately, there exist many mature HLS tools (e.g., Xilinx Vivado[®] HLS, LegUp [\[19\]](#page-251-1), and Mentor Catapult HLS) that can make these decisions automatically for a wide range of applications. We will use Vivado[®] HLS as an exemplar for this book; however, the general techniques are broadly applicable to most HLS tools though likely with some changes in input language syntax/semantics.

In general, the designer is expected to supply the [HLS](#page-260-5) tool a functional specification, describe the interface, provide a target computational device, and give optimization directives. More specifically, Vivado® HLS requires the following inputs:

- A function specified in C, $C++$, or SystemC
- A design testbench that calls the function and verifies its correctness by checking the results.
- A target FPGA device
- The desired clock period
- Directives guiding the implementation process

In general, [HLS](#page-260-5) tools can not handle any arbitrary software code. Many concepts that are common in software programming are difficult to implement in hardware. Yet, a hardware description offers much more flexibility in terms of how to implement the computation. It typically requires additional information to be added by the designers (suggestions or $\#$ pragmas) that provide hints to the tool about how to create the most efficient design. Thus, [HLS](#page-260-5) tools simultaneously limit and enhance the expressiveness of the input language. For example, it is common to not be able to handle dynamic memory allocation. There is often limited support for standard libraries. System calls are typically avoided in hardware to reduce complexity. The ability to perform recursion is often limited. On the other hand, [HLS](#page-260-5) tools can deal with a variety of different interfaces (direct memory access, streaming, on-chip memories). And these tools can perform advanced optimizations (pipelining, memory partitioning, bitwidth optimization) to create an efficient hardware implementation.

We make the following assumptions about the input function specification, which generally adheres to the guidelines of the Vivado® HLS tool:

- No dynamic memory allocation (no operators like malloc(), free(), new, and delete())
- Limited use of pointers-to-pointers (e.g., may not appear at the interface)
- System calls are not supported (e.g., abort(), exit(), printf(), etc. They can be used in the code, e.g., in the testbench, but they are ignored (removed) during synthesis.
- Limited use of other standard libraries (e.g., common math.h functions are supported, but uncommon ones are not)
- Limited use of function pointers and virtual functions in C++ classes (function calls must be compile-time determined by the compiler).
- No recursive function calls.
- The interface must be precisely defined.

The primary output of an [HLS](#page-260-5) tool is a [RTL](#page-260-3) hardware design that is capable of being synthesized through the rest of the hardware design flow. Additionally, the tool may output testbenches to aid in the verification process. Finally, the tool will provide some estimates on resource usage and performance. Vivado® HLS generates the following outputs:

- Synthesizable Verilog and VHDL
- RTL simulations based on the design testbench
- Static analysis of performance and resource usage
- Metadata at the boundaries of a design, making it easier to integrate into a system.

Once an [RTL-](#page-260-3)level design is available, other tools are usually used in a standard [RTL](#page-260-3) design flow. In the Xilinx Vivado®Design Suite, [logic synthesis](#page-257-0) is performed, translating the [RTL-](#page-260-3)level design into a [netlist](#page-257-1) of primitive [FPGA](#page-260-4) logical elements. The [netlist](#page-257-1) (consisting of logical elements and the connections between them) is then associated with specific resources in a target device, a process called [place and route \(PAR\).](#page-260-6) The resulting configuration of the [FPGA](#page-260-4) resources is captured in a [bitstream,](#page-256-1) which can be loaded onto the FPGA to program its functionality. The [bitstream](#page-256-1) contains a binary representation of the configuration of each [FPGA](#page-260-4) resource, including logic elements, wire connections, and on-chip memories. A large Xilinx UltraScale FPGAs will have over 1 billion configuration bits and even the "smaller" devices have hundreds of millions of bits [\[72\]](#page-255-0).

1.2 FPGA Architecture

It is important to understand the modern FPGA architectures since many of the [HLS](#page-260-5) optimizations specifically target these features. Over the decades, FPGAs have gone from small arrays of programmable logic and interconnect to massive arrays of programmable logic and interconnect with on-chip memories, custom data paths, high speed I/O, and microprocessor cores all co-located on the same chip. In this section, we discuss the architectural features that are relevant to [HLS.](#page-260-5) It is not our intention (nor do we think it is necessary) to provide substantial details of the FPGA architecture. Rather we aim to give the reader enough information to understand the [HLS](#page-260-5) reports and successfully use and leverage the [HLS](#page-260-5) directives, many of which very specifically target modern FPGA architectural features.

[FPGAs](#page-260-4) are an array of programmable logic blocks and memory elements that are connected together using programmable interconnect. Typically these logic blocks are implemented as a [lookup table \(LUT\)](#page-260-7) – a memory where the address signal are the inputs and the outputs are stored

Figure 1.1: Part a) shows a 2 input [LUT,](#page-260-7) i.e., a 2-LUT. Each of the four configuration bits can be programmed to change the function of the 2-LUT making it a fully programmable 2 input logic gate. Part b) provides a sample programming to implement an AND gate. The values in the "out" column from top to bottom correspond directly to configuration bits 0 through 3. Part c) shows a simple [slice](#page-258-0) that contains a slightly more complex 3-LUT with the possibility of storing the output into a [flip-flop \(FF\).](#page-260-8) Note that there are nine configuration bits: eight to program the 3-LUT and one to decide whether the output should be direct from the 3-LUT or the one stored in the [FF.](#page-260-8) More generally, a [slice](#page-258-0) is defined as a small number of [LUTs](#page-260-7) and [FFs](#page-260-8) combined with routing logic (multiplexers) to move inputs, outputs, and internal values between the [LUTs](#page-260-7) and [FFs.](#page-260-8)

in the memory entries. An n -bit [LUT](#page-260-7) can be programmed to compute any n -input Boolean function by using the function's truth table as the values of the [LUT](#page-260-7) memory.

Figure [1.1](#page-15-0) a) shows a 2 input [LUT.](#page-260-7) It has $2^2 = 4$ configuration bits. These bits are the ones that are programmed to determine the functionality of the [LUT.](#page-260-7) Figure [1.1](#page-15-0) b) shows the truth table for a 2 input AND gate. By using the four values in the "out" column for configuration bits 0-3, we can program this 2 input LUT to be a 2 input AND gate. The functionality is easily changed by reprogramming the configuration bits. This is a flexible and fairly efficient method for encoding smaller Boolean logic functions. Most [FPGAs](#page-260-4) use a [LUTs](#page-260-7) with 4-6 input bits as their base element for computation. Larger [FPGAs](#page-260-4) can have millions of these programmable logic elements.

How would you program the 2-LUT from Figure [1.1](#page-15-0) to implement an XOR gate? An OR gate? How many programming bits does an n input $(n-LUT)$ require?

How many unique functions can a 2-LUT be programmed to implement? How many unique functions can a n input $(n-LUT)$ implement?

The [FF](#page-260-8) is the basic memory element for the [FPGA.](#page-260-4) They are typically co-located with a [LUTs. LUTs](#page-260-7) can be replicated and combined with [FFs](#page-260-8) and other specialized functions (e.g., a full adder) to create a more complex logic element called a configurable logic block (CLB), logic array block (LAB), or [slice](#page-258-0) depending on the vendor or design tool. We use the term [slice](#page-258-0) since it is the resource reported by the Vivado[®] HLS tool. A [slice](#page-258-0) is a small number of [LUTs,](#page-260-7) [FFs](#page-260-8) and multiplexers combined to make a more powerful programmable logic element. The exact number and combination of [LUTs,](#page-260-7) [FFs](#page-260-8) and multiplexers varies by architecture, but generally a slice has only few of each of these elements. Figure [1.1](#page-15-0) c) shows a very simple slice with one 3-LUT and

Figure 1.2: A [slice](#page-258-0) contains a small number of [LUTs](#page-260-7) and [FF.](#page-260-8) We show a very simple [slice](#page-258-0) with one [LUT](#page-260-7) and one [FF](#page-260-8) though generally these have two or more of each. Slices are connected to one another using a [routing channel](#page-257-2) and [switchbox.](#page-258-1) These two provide a programmable interconnect that provide the data movement between the programmable logic elements [\(slices\)](#page-258-0). The [switchbox](#page-258-1) has many switches (typically implemented as pass transistors) that allow for arbitrary wiring configurations between the different routing tracks in the routing tracks adjacent to the switchbox.

one FF. A [slice](#page-258-0) may also use some more complex logic functions. For example, it is common to embedded a full adder into a slice. This is an example of "hardening" the FPGA; this full adder is not programmable logic – it can only be used as a full adder, but it is common to use full adders (to make addition operations) and it is more efficient to use the custom full adder as opposed to implementing a full adder on the programmable logic (which is also an option). And thus, overall it is beneficial to have a hard full adder in the slice.

Programmable interconnect is the other key element of an FPGA. It provides a flexible network of wires to create connections between the slices. The inputs and outputs of the [slice](#page-258-0) are connected to a [routing channel.](#page-257-2) The [routing channel](#page-257-2) contains a set configuration bits can be programmed to connect or disconnect the inputs/outputs of the [slice](#page-258-0) to the programmable interconnect. Routing channels are connected to [switchboxes.](#page-258-1) A [switchbox](#page-258-1) is a collection of switches that are implemented as pass transistors. These provide the ability to connect the routing tracks from one [routing channels](#page-257-2) to another.

Figure [1.2](#page-16-0) provides an example of how a [slice,](#page-258-0) [routing channel,](#page-257-2) and [switchbox](#page-258-1) are connected. Each input/output to the [slice](#page-258-0) can be connected to one of many routing tracks that exist in a routing channel. You can think of routing tracks as single bit wires. The physical connections between the slice and the routing tracks in the routing channel are configured using a pass transistor that is programmed to perform a connect or disconnect from the input/output of the slice and the programmable interconnect.

The [switchboxes](#page-258-1) provides a connection matrix between routing tracks in adjacent [routing chan](#page-257-2)[nels.](#page-257-2) Typically, an [FPGA](#page-260-4) has a logical 2D representation. That is, the [FPGA](#page-260-4) is designed in a manner that provides a 2D abstraction for computation. This is often called an "island-style" architecture where the [slices](#page-258-0) represent "logic islands" that are connected using the [routing channels](#page-257-2) and [switchboxes.](#page-258-1) Here the [switchbox](#page-258-1) connects to four [routing channels](#page-257-2) to the north, east, south,

Figure 1.3: The two-dimensional structure of an [FPGA](#page-260-4) showing an island style architecture. The logic and memory resources in the [slices](#page-258-0) are interconnected using [routing channels](#page-257-2) and [switchboxes.](#page-258-1) The input/output (I/O) blocks provide an external interface, e.g., to a memory, microprocessor, sensor, and/or actuator. On some FPGAs, the I/O directly connects to the chip pins. Other FPGAs use the I/O to connect the programmable logic fabric to on-chip resources (e.g., a microprocessor bus or cache).

and west directions. The exact programming of the switches in the [routing channels](#page-257-2) and [switch](#page-258-1)[boxes](#page-258-1) determines how the inputs and outputs of the programmable logic blocks are connected. The number of channels, the connectivity of the switchboxes, the structure of the slice, and other logic and circuit level FPGA architectural techniques are very well studied; we refer the interested reader to the following books and surveys on this topic for more information [\[18,](#page-251-2) [16,](#page-251-3) [37\]](#page-252-2). Generally, it is not necessary to understand all of the nitty-gritty details of the FPGA architecture in order to successfully use the [HLS](#page-260-5) tools, rather it is more important to have a general understanding of the various FPGA resources and how the [HLS](#page-260-5) optimizations effect the resource usage.

Figure [1.3](#page-17-0) provides an even more abstract depiction of an [FPGA](#page-260-4) programmable logic and interconnect. This provides a larger view of the 2D dimensional layout of the programmable logic (e.g., [slices\)](#page-258-0), [routing channels,](#page-257-2) and [switchboxes.](#page-258-1) The [FPGA](#page-260-4) programmable logic uses [I/O blocks](#page-257-3) to communicate with an external device. This may be a microcontroller (e.g., an on-chip ARM processor using an AXI interface), memory (e.g., an on-chip cache or an off-chip DRAM memory controller), a sensor (e.g., an antenna through an A/D interface), or a actuator (e.g., a motor through an D/A interface). More recently, [FPGAs](#page-260-4) have integrated custom on-chip I/O handlers, e.g., memory controllers, transceivers, or analog-to-digital (and vice versa) controllers directly into

Figure 1.4: Modern [FPGAs](#page-260-4) are becoming more heterogenous with a mix of programmable logic elements and "hardened" architectural elements like register files, custom datapaths, and high speed interconnect. The [FPGA](#page-260-4) is often paired with one or more microprocessors, e.g., ARM or x86 cores, that coordinates the control of the system.

the fabric in order to increase performance.

As the number of transistors on the FPGA has continued to increase, FPGA architectures have begun to incorporate more and more "hard" resources. These are custom resources designed specifically to perform a task. For example, many applications make heavy use of addition and multiplication operations. Thus, the FPGA fabric added custom resources targeted at these operations. An example of this is the DSP48 custom datapaths, which efficiently implement a series of arithmetic operations including multiplication, addition, multiply-accumulate, and word level logical operations. These DSP48 blocks have some programmability, but are not as flexible as the programmable logic. Yet, implementing a multiply or MAC operation on these DSP48s is much more efficient than performing the same operation on the programmable logic. Thus, there is a fundamental tradeoff of efficiency versus flexibility. Modern FPGAs will have hundreds to thousands of these DSP48 distributed throughout the logic fabric as shown in Figure [1.4.](#page-18-0)

Compare the performance of a multiply accumulate operation using the programmable logic versus the DSP48s. What is the maximum frequency that one can obtain in both cases? How does the FPGA resource usage change?

A [block RAM \(BRAM\)](#page-260-9) is another example of a hardened resource. [BRAMs](#page-260-9) are configurable random access memory modules that support different memory layouts and interfaces. For example, they can be changed to have byte, half-word, word, and double word transfers and connected to a variety of different interfaces including local on-chip buses (for talking to the programmable fabric) and processor buses (to communicate with on-chip processors). Generally, these are used to transfer data between on-chip resources (e.g., the FPGA fabric and microprocessor) and store large data

	External		
	Memory	BRAM	FFs
count	$1 - 4$	thousands	millions
size	GBytes	KBytes	Bits
total size	GBytes	MBytes	100s of KBytes
width	8-64	$1 - 16$	
total bandwidth	GBytes/sec	TBytes/sec	100s of TBytes/sec

Figure 1.5: A comparison of three different on- and off-chip memory storage options. External memory provides the most density but has limited total bandwidth. Moving on-chip there are two options: [FFs](#page-260-8) and [BRAMs.](#page-260-9) [FFs](#page-260-8) have the best total bandwidth but only a limited amount of total data storage capability. [BRAMs](#page-260-9) provide an intermediate value between external memory and [FFs.](#page-260-8)

sets on chip. We could choose to store the data set in the slices (using the [FFs\)](#page-260-8) but this would incur overheads in performance and resource usage.

A typical [BRAM](#page-260-9) has around 32 Kbit of memory storage which can be configured as 32K x 1 bit, 16K x 2 bits, 8K x 4 bits, etc. They can be cascaded together to create larger memories. All of this configuration is done by the Vivado tools; this is a major advantage of Vivado® HLS: the designer does not need to worry about these low level details. The [BRAMs](#page-260-9) are typically co-located next to the DSP48. For HLS, it may be beneficial to think of the [BRAMs](#page-260-9) as configurable register files. These [BRAMs](#page-260-9) can directly feed the custom datapaths (DSP48s), talk to on-chip microprocessors, and transfer data to custom datapaths implemented on the programmable logic.

Implement a design that stores a large (e.g., thousand item) array in BRAMs and programmable logic. How does the performance change? What about the resource usage?

Figure [1.5](#page-19-0) provides a comparison between different on-chip and off-chip memory resources. There are millions of [FFs](#page-260-8) on-chip and these provide hundreds of Kbytes of bit level storage. These can be read to and written to on every cycle and thus provide a tremendous amount of total bandwidth. Unfortunately, they do not provide the most efficient storage capacity. [BRAMs](#page-260-9) provide a bit more storage density at the cost of limited total bandwidth. Only one or two entries of the [BRAMs](#page-260-9) can be accessed during every cycle which is the major limiting factor for the bandwidth. Going even further in this direction, we can use very high density off-chip external memory, but the bandwidth is even further reduced. The decision about where to place your application's data is crucial and one that we will consider extensively throughout this book. The Vivado[®] HLS tool has many options that allow the designer to specify exactly where and how to store data.

As on-chip transistors have become more plentiful, we have the ability to consider integrating even more complex hardened resources. On-chip microprocessors are a prime example of this. Highend modern FPGAs can include four or more on-chip microprocessors (e.g., ARM cores). While only the largest FPGAs include four microprocessors, it is very common to see one microprocessor included in even the smaller FPGA devices. This provides the ability to run an operating system (e.g., Linux) and quickly leverage all of its facilities, e.g., to communicate with devices through drivers, run larger software packages like OpenCV, and use more common high level programming languages like Python to get the system up and running quickly. The microprocessor is often the controller for the system. It orchestrates data movement between off-chip memories, sensors, and actuators to on-chip resources like the [BRAMs.](#page-260-9) And the microprocessor can coordinate between the custom IP cores developed with the [HLS](#page-260-5) tools, third party IP cores, and the board level resources.

Figure 1.6: A block diagram showing a hypothetical embedded FPGA design, consisting of I/O interface cores (shown in blue), standard cores (shown in green), and application specific accelerator cores (shown in purple). Note that accelerator cores might have streaming interfaces (Accelerator 2), memory-mapped interfaces (Accelerator 3), or both (Accelerator 1).

1.3 FPGA Design Process

Given the complexity and size of modern FPGA devices, designers have looked to impose a higherlevel structure on building designs. As a result, FPGA designs are often composed of components or [IP cores,](#page-257-4) structured something like Figure [1.6.](#page-20-1) At the periphery of the design, close to the I/O pins, is a relatively small amount of logic that implements timing-critical I/O functions or protocols, such as a memory controller block, video interface core or analog-to-digital converter. This logic, which we will refer to as an I/O interface core, is typically implemented as structural RTL, often with additional timing constraints that describe the timing relationships between signals and the variability of these signals. These constraints must also take into account interference of signals propagating through traces in a circuit board and connectors outside of the FPGA. In order to implement high speed interfaces, these cores typically make use of dedicated logic in the FPGA architecture that is close to the I/O pins for serializing and deserializing data, recovering and distributing clock signals, and delaying signals with picosecond accuracy in order to repeatably capture data in a register. The implementation of I/O interface cores is often highly customized for a particular FPGA architecture and hence are typically provided by FPGA vendors as reference designs or off-the-shelf components, so for the purposes of this book, we can ignore the detailed implementation of these blocks.

Away from I/O pins, FPGA designs often contain *standard cores*, such as processor cores, onchip memories, and interconnect switches. Other standard cores include generic, fixed-function processing components, such as filters, FFTs, and codecs. Although instances of these cores are often parameterized and assembled in a wide variety of ways in a different designs, they are not typically the differentiating element in a customers design. Instead, they represent commodity, horizontal technology that can be leveraged in designs in many different application areas. As a result, they are often provided by an FPGA vendor or component provider and only rarely implemented by a system designer. Unlike interface I/O cores, standard cores are primarily synchronous circuits that require few constraints other than basic timing constraints specifying the clock period. As a result, such cores are typically portable between FPGA families, although their circuit structure may still be highly optimized.

Lastly, FPGA designs typically contain customized, application-specific accelerator cores. As with standard cores, accelerator cores are primarily synchronous circuits that can be characterized by a clock period timing constraint. In contrast, however, they are almost inevitably constructed for a specific application by a system designer. These are often the "secret sauce" and used to differentiate your system from others. Ideally a designer can quickly and easily generate highperformance custom cores, perform a design space exploration about feasible designs, and integrate these into their systems in a short timeframe. This book will focus on the development of custom cores using HLS in a fast, efficient and high performance manner.

When integrating a design as in Figure [1.6,](#page-20-1) there are two common design methodologies. One methodology is to treat HLS-generated accelerator cores just like any other cores. After creating the appropriate accelerator cores using HLS, the cores are composed together (for instance, in a tool such as Vivado®IP Integrator) along with I/O interface cores and standard cores to form a complete design. This *core-based design methodology* is similar to the way that FPGA designs are developed without the use of HLS. A newer methodology focuses on standard design templates or platforms, which combine a stable, verified composition of standard cores and I/O interface cores targeting a particular board. This platform-based design methodology enables a high-level programmer to quickly integrate different algorithms or roles within the interfaces provided by a single platform or shell. It can also make it easier to port an accelerator from one platform to another as long as the shells support the same standardized interfaces.

1.4 Design Optimization

1.4.1 Performance Characterization

Before we can talk about optimizing a design, we need to discuss the key criterion that are used to characterize a design. The computation time is a particularly important metric for design quality. When describing synchronous circuits, one often will use the number of clock cycles as a measure of performance. However, this is not appropriate when comparing designs that have different clock rates, which is typically the case in HLS. For example, the clock frequency is specified as an input constraint to the Vivado® HLS, and it is feasible to generate different architectures for the same exact code by simply changing the target clock frequency. Thus, it is most appropriate to use seconds, which allows an apples-to-apples comparison between any HLS architecture. The Vivado® HLS tool reports the number of cycles and the clock frequency. These can be used to calculate the exact amount of time that some piece of code requires to compute.

It is possible to optimize the design by changing the clock frequency. The Vivado[®] HLS tool takes as input a target clock frequency, and changing this frequency target will likely result in the tool generating different implementations. We discuss this throughout the book. For example, Chapter [2.4](#page-36-0) describes the constraints the are imposed on the Vivado[®] HLS tool depending on the clock period. Chapter [2.5](#page-37-0) discusses how increasing the clock period can increase the throughput by employing operation chaining.

We use the term [task](#page-258-2) to mean a fundamental atomic unit of behavior; this corresponds to a function invocation in Vivado[®] HLS. The [task latency](#page-258-3) is the time between when a task starts and when it finishes. The [task interval](#page-258-4) is the time between when one task starts and the next starts

Figure 1.7: The task interval and task latency for two different designs. The left design is pipelined while the right one uses a more sequential implementation.

or the difference between the start times of two consecutive tasks. All task input, output, and computation is bounded by the task latency, but the start of a task may not coincide with the reading of inputs and the end of a task may not coincide with writing of outputs, particularly if the task has state that is passed from one task to the next. In many designs, [data rate](#page-256-2) is a key design goal, and depends on both the [task interval](#page-258-4) and the size of the arguments to the function.

Figure [1.7](#page-22-0) shows two different designs of some hypothetical application. The horizontal axis represents time (increasing to the right) and the vertical axis represents different functional units in the design. Input operations are shaded red and and output operations are shaded orange. Active operators are represented in dark blue and inactive operators are represented in light blue. Each incoming arrow represents the start of a task and each outgoing arrow represents the completion of a task. The diagram on the left represents four executions of an architecture that starts a new task every cycle. This corresponds to a 'fully-pipelined' implementation. On the right, there is task with a very different architecture, reading a block of four pieces of input data, processing it, and then producing a block of four output samples after some time. This architecture has the same latency and interval (13 cycles) and can only process one task at a time. This behavior is in contrast to the behavior of the pipelined design on the left, which has multiple tasks executing at any given instant of time. Pipelining in HLS is very similar to the concept of instruction pipelines in a microprocessor. However, instead of using a simple 5-stage pipeline where the results of an operation are usually written back to the register file before being executed on again, the Vivado® HLS tool constructs a circuit that is customized to run a particular program on a particular FPGA device. The tool optimizes the number of pipeline stages, the initiation interval (the time between successive data provided to the pipeline – similar to the task interval), the number and types of functional units and their interconnection based on a particular program and the device that is being targeted.

The Vivado \mathcal{B} HLS tool counts cycles by determining the maximum number of registers between any input and output of a task. Thus, it is possible for a design to have a task latency of zero cycles, corresponding to a combinational circuit which has no registers in any path from input to output. Another convention is to count the input and/or output as a register and then find the maximum registers on any path. This would result in a larger number of cycles. We use the Vivado® HLS convention throughout this book.

Note that many tools report the task interval as "throughput". This terminology is somewhat counterintuitive since a longer task interval almost inevitably results in fewer tasks being completed in a given time and thus lower data rates at the interfaces. Similarly, many tools use "latency" to describe a relationship between reading inputs and writing outputs. Unfortunately, in designs with complex behavior and multiple interfaces, it is hard to characterize tasks solely in terms of inputs and outputs, e.g., a task may require multiple reads or writes from a memory interface.

1.4.2 Area/Throughput Tradeoffs

In order to better discuss some of the challenges that one faces when using an HLS tool, let's consider a simple yet common hardware function – the [finite impulse response](#page-256-3) (FIR) filter. An FIR performs a convolution on an input sequence with a fixed set of coefficients. An FIR is quite general – it can be used to perform different types of filter (high pass filter, low pass, band pass, etc.). Perhaps the most simple example of an FIR is a moving average filter. We will talk more background on FIR in Chapter [2](#page-32-0) and describe many specific optimizations that can be done using HLS. But in the meantime just consider its implementation at a high level.

The C code in Figure [1.8](#page-24-0) provides a functional or task description for HLS; this can be directly used as input to the Vivado \circledast HLS tool, which will analyze it and produce a functionally equivalent RTL circuit. This is a complex process, and we will not get into much detail about this now, but think of it as a compiler like gcc. Yet instead of outputting assembly code, the HLS "compiler" creates an RTL hardware description. In both cases, it is not necessary to understand exactly how the compiler works. This is exactly why we have the compiler in the first place $-$ to automate the design process and allow the programmer/designer to work at a higher level of abstraction. Yet at the same time, someone that knows more about how the compiler works will often be able to write more efficient code. This is particularly important for writing HLS code since there are many options for synthesizing the design that are not typically obvious to one that only knows the "software" flow. For example, ideas like custom memory layout, pipelining, and different I/O interfaces are important for HLS, but not for a "software compiler". These are the concepts that we focus on in this book.

A key question to understand is: "What circuit is generated from this code?". Depending on your assumptions and the capabilities of a particular HLS tool, the answer can vary widely. There are multiple ways that this could be synthesized by an HLS tool.

One possible circuit would execute the code sequentially, as would a simple RISC microprocessor. Figure [1.9](#page-25-0) shows assembly code for the Xilinx Microblaze processor which implements the C code in Figure [1.8.](#page-24-0) Although this code has been optimized, many instructions must still be executed to compute array index expressions and loop control operations. If we assume that a new instruction can be issued each clock cycle, then this code will take approximately 49 clock cycles to compute one output sample of the filter. Without going into the details of how the code works, we can see that one important barrier to performance in this code is how many instructions can be executed in each clock cycle. Many improvements in computer architecture are fundamentally attempts to execute more complex instructions that do more useful work more often. One characteristic of HLS is that architectural tradeoffs can be made without needing to fit in the constraints of an instruction set architecture. It is common in HLS designs to generate architectures that issue

#define NUM_TAPS 4

```
void fir(int input, int ∗output, int taps[NUM_TAPS])
{
 static int delay_line[NUM_TAPS] = \{\};int result = 0;
 for (int i = NUM_TAPS - 1; i > 0; i---) {
   delay_line[i] = delay_line[i - 1];
 }
 delay-line[0] = input;for (int i = 0; i < NUM_TAPS; i++) {
   result += delay_line[i] * taps[i];
 }
 *output = result;
}
```
Figure 1.8: Code for a four tap FIR filter.

hundreds or thousands of RISC-equivalent instructions per clock with pipelines that are hundreds of cycles deep.

By default, the Vivado® HLS tool will generate an optimized, but largely sequential architecture. In a sequential architecture, loops and branches are transformed into control logic that enables the registers, functional units, and the rest of the data path. Conceptually, this is similar to the execution of a RISC processor, except that the program to be executed is converted into a finite state machine in the generated RTL rather than being fetched from the program memory. A sequential architecture tends to limit the number of functional units in a design with a focus on resource sharing over massive parallelism. Since such an implementation can be generated from most programs with minimal optimization or transformation, this makes it easy for users to get started with HLS. One disadvantage of a sequential architecture is that analyzing and understanding data rates is often difficult since the control logic can be complex. The control logic dictates the number of cycles for the task interval and task latencies. The control logic can be quite complex, making it difficult to analyze. In addition, the behavior of the control logic may also depend on the data being processed, resulting in performance that is data-dependent.

However, the Vivado[®] HLS tool can also generate higher performance pipelined and parallel architectures. One important class of architectures is called a function pipeline. A function pipeline architecture is derived by considering the code within the function to be entirely part of a computational data path, with little control logic. Loops and branches in the code are converted into unconditional constructs. As a result, such architectures are relatively simple to characterize, analyze, and understand and are often used for simple, high data rate designs where data is processed continuously. Function pipeline architectures are beneficial as components in a larger design since their simple behavior allows them to be resource shared like primitive functional units. One disadvantage of a function pipeline architecture is that not all code can be effectively parallelized.

The Vivado® HLS tool can be directed to generate a function pipeline by placing the

fir: .frame r1,0,r15 $\#$ vars= 0, regs= 0, args= 0 .mask 0x00000000 addik r3,r0,delay line.1450 lwi $r4,r3,8 \#$ Unrolled loop to shift the delay line swi r4,r3,12 lwi r4,r3,4 swi r4,r3,8 lwi r4,r3,0 swi r4,r3,4 swi r5,r3,0 $\#$ Store the new input sample into the delay line addik $r5,r0,4 \#$ Initialize the loop counter addk $r8,r0,r0 \#$ Initialize accumulator to zero addk $r4,r8,r0 \#$ Initialize index expression to zero \$L2: muli r3, r4, 4 $\#$ Compute a byte offset into the delay_line array addik r9,r3,delay line.1450 lw $r3,r3,r7 \#$ Load filter tap lwi r9,r9,0 $#$ Load value from delay line mul $r3,r3,r9 \#$ Filter Multiply addk $r8,r8,r3 \#$ Filter Accumulate addik r5,r5, -1 # update the loop counter bneid r5,\$L2 addik $r4,r4,1 \#$ branch delay slot, update index expression

rtsd r15, 8 swi r8,r6,0 $#$ branch delay slot, store the output .end fir

Figure 1.9: RISC-style assembly generated from the C code in Figure [1.8,](#page-24-0) targetting the Xilinx Microblaze processor. This code is generated using microblazeel-xilinx-linux-gnu-gcc -01 -mno-xl-soft-mul -S fir.c

Figure 1.10: A "one tap per clock" architecture for an FIR filter. This architecture can be implemented from the code in Figure [1.8.](#page-24-0)

Figure 1.11: A "one sample per clock" architecture for an FIR filter. This architecture can be implemented from the code in Figure [1.8](#page-24-0) using function pipeline.

 $\#$ pragma HLS pipeline directive in the body of a function. This directive takes a parameter that can be used to specify the initiation interval of the the pipeline, which is the same as a task interval for a function pipeline. Figure [1.10](#page-26-0) shows one potential design – a "one tap per clock" architecture, consisting of a single multiplier and single adder to compute the filter. This implementation has a task interval of 4 and a task latency of 4. This architecture can take a new sample to filter once every 4 cycles and will generate a new output 4 cycles after the input is consumed. The implementation in Figure [1.11](#page-26-1) shows a "one sample per clock" architecture, consisting of 4 multipliers and 3 adders. This implementation has a task interval of 1 and a task latency of 1, which in this case means that the implementation accept a new input value every cycle. Other implementations are also possible, such as architectures with "two taps per clock" or "two samples per clock", which might be more appropriate for a particular application. We discuss more ways to optimize the FIR function in depth in Chapter [2.](#page-32-0)

In practice, complex designs often include complicated tradeoffs between sequential architectures and parallel architectures, in order to achieve the best overall design. In Vivado[®] HLS, these tradeoffs are largely controlled by the user, through various tool options and code annotations, such as $#$ pragma directive.

What would the task interval of a "two taps per clock" architecture for a 4 tap filter be? What about for a "two samples per clock" architecture?

1.4.3 Restrictions on Processing Rate

As we have seen, the task interval of a design can be changed by selecting different kinds of architectures, often resulting in a corresponding increase in the processing rate. However, it is important to realize that the task interval of any processing architecture is fundamentally limited in several ways. The most important limit arises from [recurrences](#page-257-5) or feedback loops in a design. The other key limitation arises from *resource limits*.

A recurrence is any case where a computation by a component depends on a previous computation by the same component. A key concept is that recurrences fundamentally limit the throughput of a design, even in the presence of pipelining $[64, 51]$ $[64, 51]$. As a result, analyzing recurrences in algorithms and generating hardware that is guaranteed to be correct is a key function of an HLS tool. Similarly, understanding algorithms and selecting those without tight recurrences is a important part of using HLS (and, in fact, parallel programming in general).

Recurrences can arrive in different coding constructs, such as static variables (Figure [1.8\)](#page-24-0), sequential loops (Figure [1.10\)](#page-26-0). Recurrences can also appear in a sequential architecture and disappear when pipelining is applied (as in Figures [1.10](#page-26-0) and [1.11\)](#page-26-1). In other cases, recurrences can exist without limiting the throughput of a sequential architecture, but can become problematic when the design is pipelined.

Another key factor that can limit processing rate are resource limitations. One form of resource limitation is associated with the wires at the boundary of a design, since a synchronous circuit can only capture or transmit one bit per wire per clock cycle. As a result, if a function with the signature int32 t f(int32 t x); is implemented as a single block at 100 MHz with a task interval of 1, then the most data that it can process is 3.2 Gbits/sec. Another form of resource limitation arises from memories since most memories only support a limited number of accesses per clock cycle. Yet another form of resource limitation comes from user constraints. If a designer limits the number of operators that can instantiated during synthesis, then this places a limit on the processing rate of the resulting design.

#include "block_fir.h"

```
void block fir(int input[256], int output[256], int taps[NUM TAPS],
int delay_line[NUM_TAPS]) {
    int i, j;
    for (j = 0; j < 256; j++) {
        int result = 0;
        for (i = NUM\_TAPS - 1; i > 0; i--) {
             #pragma HLS unroll
             delay_line[i] = delay_line[i - 1];
         }
        delay-line[0] = input[j];
        for (i = 0; i < NUM_TAPS; i++) {
             #pragma HLS pipeline
             result += delay line[i] ∗ taps[i];
         }
        output[i] = result;}
}
```
Figure 1.12: Alternative code implementing an FIR filter.

1.4.4 Coding Style

Another key question you should ask yourself is, "Is this code the best way to capture the algorithm?". In many cases, the goal is not only the highest quality of results, but maintainable and modifiable code. Although this is somewhat a stylistic preference, coding style can sometimes limit the architectures that a HLS tool can generate from a particular piece of code.

For instance, while a tool might be able to generate either architecture in Figure [1.11](#page-26-1) or [1.10](#page-26-0) from the code in Figure [1.8,](#page-24-0) adding additional directives as shown in Figure [1.12](#page-28-1) would result in a specific architecture. In this case the delay line is explicitly unrolled, and the multiply-accumulate for loop is stated to be implemented in a pipelined manner. This would direct the HLS tool to produce an architecture that looks more like the pipelined one in Figure [1.11.](#page-26-1)

The chapter described how to build filters with a range of different processing rates, up to one sample per clock cycle. However, many designs may require processing data at a higher rate, perhaps several samples per clock cycle. How would you code such a design? Implement a 4 samples per clock cycle FIR filter. How many resources does this architecture require (e.g., number of multipliers and adders)? Which do you think will use more FPGA resources: the 4 samples per clock or the 1 sample per clock cycle design?

We look further into the optimization of an FIR function in more detail in Chapter [2.](#page-32-0) We discuss how to employ different optimizations (pipelining, unrolling, bitwidth optimization, etc.), and describe their effects on the performance and resource utilization of the resulting generated architectures.

1.5 Restructured Code

Writing highly optimized synthesizable HLS code is often not a straightforward process. It involves a deep understanding of the application at hand, the ability to change the code such that the Vivado® HLS tool creates optimized hardware structures and utilizes the directives in an effective manner.

Throughout the rest of the book, we walk through the synthesis of a number of different application domains – including digital signal processing, sorting, compression, matrix operations, and video processing. In order to get the most efficient architecture, it is important to have a deep understanding of the algorithm. This enables optimizations that require rewriting the code rather than just adding synthesis directives – a processing that we call code restructuring.

Restructured code maps well into hardware, and often represents the eccentricities of the tool chain, which requires deep understanding of micro-architectural constructs in addition to the algorithmic functionality. Standard, off-the-shelf code typically yields very poor quality of results that are orders of magnitude slower than CPU designs, even when using HLS directives such as pipelining, unrolling, and data partitioning. Thus, it is important to understand how to write code that the Vivado® HLS will synthesize in an optimal manner.

Restructured code typically differs substantially from a software implementation – even one that is highly optimized. A number of studies suggest that restructuring code is an essential step to generate an efficient FPGA design [\[54,](#page-253-3) [55,](#page-253-4) [21,](#page-251-4) [20,](#page-251-5) [47\]](#page-253-5). Thus, in order to get an efficient hardware design, the user must write restructured code with the underlying hardware architecture in mind. Writing restructured code requires significant hardware design expertise and domain specific knowledge.

Throughout the rest of this book, we go through a number of different applications, and show how to restructure the code for a more efficient hardware design. We present applications such as finite impulse response (FIR), discrete Fourier transform (DFT), fast Fourier transform (FFT), sparse matrix vector multiply (SpMV), matrix multiplication, sorting, and Huffman encoding. We discuss the impact of restructured code on the final hardware generated from high-level synthesis. And we propose a restructuring techniques based on best practices. In each chapter, we aim to:

- 1. Highlight the importance of restructuring code to obtain FPGA designs with good quality of result, i.e., a design that has high performance and low area usage;
- 2. Provide restructured code for common applications;
- 3. Discuss the impact of the restructuring on the underlying hardware; and
- 4. Perform the necessary HLS directives to achieve the best design

Throughout the book, we use example applications to show how to move from a baseline implementation and restructure the code to provide more efficient hardware design. We believe that the optimization process is best understood through example. Each chapter performs a different set of optimization directives including pipelining, dataflow, array partitioning, loop optimizations, and bitwidth optimization. Additionally, we provide insight on the skills and knowledge necessary to perform the code restructuring process.

1.6 Book Organization

We organized this book to teach by example. Each chapter presents an application (or application domain) and walks through its implementation using different HLS optimizations. Generally, each chapter focuses on a limited subset of optimization techniques. And the application complexity generally increases in the later chapters. We start with a relatively simple to understand finite impulse response (FIR) filter in Chapter [2](#page-32-0) and move on to implement complete video processing systems in Chapter [9.](#page-168-0)

There are of course benefits and drawbacks to this approach. The benefits are: 1) the reader can see how the optimizations are directly applicable to an application, 2) each application provides an exemplar of how to write HLS code, and 3) while simple to explain, toy examples can be hard to generalize and thus do not always make the best examples.

The drawbacks to the teach by example approach are: 1) most applications requires some background to give the reader a better understanding of the computation being performed. Truly understanding the computation often necessitates an extensive discussion on the mathematical background on the application. For example, implementing the best architecture for the fast Fourier transform (FFT) requires that the designer have deep understanding of the mathematical concepts behind a discrete Fourier transform (DFT) and FFT. Thus, some chapters, e.g., Chapter [4](#page-80-0) (DFT) and Chapter [5](#page-104-0) (FFT), start with a non-trivial amount of mathematical discussion. This may be off-putting to a reader simply looking to understand the basics of HLS, but we believe that such a deep understanding is necessary to understand the code restructuring that is necessary to achieve the best design. 2) some times a concept could be better explained by a toy example that abstracts away some of the non-important application details.

The organization for each chapter follows the same general pattern. A chapter begins by providing a background on the application(s) under consideration. In many cases, this is straightforward, e.g., it is not too difficult to explain matrix multiplication (as in Chapter [7\)](#page-138-0) while the DFT requires a substantial amount of discussion (Chapter [4\)](#page-80-0). Then, we provide a baseline implementation – a functionally correct but unoptimized implementation of the application using Vivado[®] HLS. After that, we perform a number of different optimizations. Some of the chapters focus on a small number of optimizations (e.g., Chapter [3](#page-56-0) emphasizes bitwidth optimizations) while others look at a broad range of optimizations (e.g., Chapter [2](#page-32-0) on FIR filters). The key optimizations and design methods are typically introduced in-depth in one chapter and then used repeatedly in the subsequent chapters.

The book is made to be read sequentially. For example, Chapter [2](#page-32-0) introduces most of the optimizations and the later chapters provide more depth on using these optimizations. The applications generally get more complex throughout the book. However, each chapter is relatively self-contained. Thus, a more advanced HLS user can read an individual chapter if she only cares to understand a particular application domain. For example, a reader interested in generating a hardware accelerated sorting engine can look at Chapter [10](#page-186-0) without necessarily have to read all of the previous chapters. This is another benefit of our teach by example approach.

Table [1.1](#page-31-0) provides an overview of the types of optimization and the chapters where they are covered in at least some level of detail. Chapter [2](#page-32-0) provides a gentle introduction the HLS design process. It overviews several different optimizations, and shows how they can be used in the optimization of a FIR filter. The later chapters go into much more detail on the benefits and usage of these optimizations.

The next set of chapters (Chapters [3](#page-56-0) through [5\)](#page-104-0) build digital signal processing blocks (CORDIC, DFT, and FFT). Each of these chapters generally focuses on one optimization: bitwidth optimization (Chapter [3\)](#page-56-0), array optimizations (Chapter [4,](#page-80-0) and task pipelining (Chapter [5\)](#page-104-0). For example, Chapter [3](#page-56-0) gives an in-depth discussion on how to perform bitwidth optimizations on the CORDIC application. Chapter [4](#page-80-0) provides an introduction to array optimizations, in particular, how to perform array partitioning in order to increase the on-chip memory bandwidth. This chapter also talks about loop unrolling and pipelining, and the need to perform these three optimizations in concert.

Table 1.1: A map describing the types of HLS optimizations and the chapters that discuss the concepts beyond them.

Chapter [5](#page-104-0) describes the optimizations of the FFT, which itself is a major code restructuring of the DFT. Thus, the chapter gives a background on how the FFT works. The FFT is a staged algorithm, and thus highly amenable to task pipelining. The final optimized FFT code requires a number of other optimizations including loop pipelining, unrolling, and array optimizations. Each of these chapters is paired with a project from the Appendix. These projects lead the design and optimization of the blocks, and the integration of these blocks into wireless communications systems.

Chapters [6](#page-124-0) through [11](#page-208-0) provide a discussion on the optimization of more applications. Chapter [6](#page-124-0) describes how to use a testbench and how to perform RTL co-simulation. It also describes array and loop optimizations; these optimizations are common and thus are used in the optimization of many applications. Chapter [7](#page-138-0) introduces the streaming optimization for data flow between tasks. Chapter [8](#page-156-0) presents two applications (prefix sum and histogram) that are relatively simple, but requires careful code restructuring in order to create the optimal architecture. Chapter [9](#page-168-0) talks extensively about how to perform different types interfacing, e.g., with a video stream using different bus and memory interfaces. As the name implies, the video streaming requires the use of the stream primitive, and extensive usage of loop and array optimizations. Chapter [10](#page-186-0) goes through a couple of sorting algorithms. These require a large number of different optimizations. The final chapter creates a complex data compression architecture. It has a large number of complex blocks that work on a more complex data structure (trees).

Chapter 2

Finite Impulse Response (FIR) Filters

2.1 Overview

Finite Impulse Response (FIR) filters are commonplace in digital signal processing (DSP) applications – they are perhaps the most widely used operation in this domain. They are well suited for hardware implementation since they can be implemented as a highly optimized architecture. A key property is that they are a linear transform on contiguous elements of a signal. This maps well to data structures (e.g., FIFOs or tap delay lines) that can be implemented efficiently in hardware. In general, streaming applications tend to map well to FPGAs, e.g., most of the examples that we present throughout the book have some sort of streaming behavior.

Two fundamental uses for a filter are signal restoration and signal separation. Signal separation is perhaps the more common use case: here one tries to isolate the input signal into different parts. Typically, we think of these as different frequency ranges, e.g., we may want perform a low pass filter in order remove high frequencies that are not of interest. Or we may wish to perform a band pass filter to determine the presence of a particular frequency in order to demodulate it, e.g., for isolating tones during frequency shift keying demodulation. Signal restoration relates to removing noise and other common distortion artifacts that may have been introduced into the signal, e.g., as data is being transmitted across the wireless channel. This includes smoothing the signal and removing the DC component.

Digital FIR filters often deal with a discrete signal generated by sampling a continuous signal. The most familiar sampling is performed in time, i.e., the values from a signal are taken at discrete instances. These are most often sampled at regular intervals. For instance, we might sample the voltage across an antenna at a regular interval with an analog-to-digital converter. Alternatively we might sample the current created by a photo-diode to determine the light intensity. Alternatively, samples may be taken in space. For instance, we might sample the value of different locations in an image sensor consisting of an array of photo-diodes to create a digital image. More in-depth descriptions of signals and sampling can be found in [\[49\]](#page-253-6).

The format of the data in a sample changes depending upon the application. Digital communications often uses complex numbers (in-phase and quadrature or I/Q values) to represent a sample. Later in this chapter we will describe how to design a complex FIR filter to handle such data. In image processing we often think of a pixel as a sample. A pixel can have multiple fields, e.g., red, green, and blue (RGB) color channels. We may wish to filter each of these channels in a different way again depending upon the application.

The goal of this chapter is to provide a basic understanding of the process of taking an algorithm and creating a good hardware design using high-level synthesis. The first step in this process is always to have a deep understanding of the algorithm itself. This allows us to make design optimizations like code restructuring much more easily. The next section provides an understanding of the FIR filter theory and computation. The remainder of the chapter introduces various HLS optimizations on the FIR filter. These are meant to provide an overview of these optimizations. Each of them will described in more depth in subsequent chapters.

2.2 Background

The output signal of a filter given an impulse input signal is its *impulse response*. The impulse response of a linear, time invariant filter contains the complete information about the filter. As the name implies, the impulse response of an FIR filter (a restricted type of linear, time invariant filter) is finite, i.e., it is always zero far away from zero. Given the impulse response of an FIR filter, we can compute the output signal for any input signal through the process of *convolution*. This process combines samples of the impulse response (also called coefficients or taps) with samples of the input signal to compute samples of the output signal. The output of filter can be computed in other ways (for instance, in the frequency domain), but for the purposes of this chapter we will focus on computing in the time domain.

The convolution of an N-tap FIR filter with coefficients $h[$ with an input signal $x[$ is described by the general difference equation:

$$
y[i] = \sum_{j=0}^{N-1} h[j] \cdot x[i-j] \tag{2.1}
$$

Note that to compute a single value of the output of an N-tap filter requires N multiplies and N-1 additions.

Moving average filters are a simple form of lowpass FIR filter where all the coefficients are identical and sum to one. For instance in the case of the three point moving filter, the coefficients are $h = \left[\frac{1}{3}, \frac{1}{3}\right]$ $\frac{1}{3}, \frac{1}{3}$ $\frac{1}{3}$. It is also called a *box car filter* due to the shape of its convolution kernel. Alternatively, you can think of a moving average filter as taking the average of several adjacent samples of the input signal and averaging them together. We can see that this equivalence by substituting $1/N$ for $h[j]$ in the convolution equation above and rearranging to arrive at the familiar equation for an average of N elements:

$$
y[i] = \frac{1}{N} \sum_{j=0}^{N-1} x[i-j] \tag{2.2}
$$

Each sample in the output signal can be computed by the above equation using $N-1$ additions and one final multiplication by $1/N$. Even the final multiplication can often be regrouped and merged with other operations. As a result, moving average filters are simpler to compute than a general FIR filter. Specifically, when $N = 3$ we perform this operation to calculate $y(12)$:

$$
y[12] = \frac{1}{3} \cdot (x[12] + x[11] + x[10]) \tag{2.3}
$$

This filter is *causal*, meaning that the output is a function of no future values of the input. It is possible and common to change this, for example, so that the average is centered on the current sample, i.e., $y[12] = \frac{1}{3} \cdot (x[11] + x[12] + x[13])$. While fundamentally causality is an important property for system analysis, it is less important for a hardware implementation as a finite noncausal filter can be made causal with buffering and/or reindexing of the data.

Moving average filters can be used to smooth out a signal, for example to remove random (mostly high frequency) noise. As the number of taps N gets larger, we average over a larger number of samples, and we correspondingly must perform more computations. For a moving average filter, larger values of N correspond to reducing the bandwidth of the output signal. In essence, it is acting like a low pass filter (though not a very optimal one). Intuitively, this should make sense. As we average over larger and larger number of samples, we are eliminating higher frequency variations in the input signal. That is, "smoothing" is equivalent to reducing higher frequencies. The moving average filter is optimal for reducing white noise while keeping the sharpest step response, i.e., it creates the lowest noise for a given edge sharpness.

Note that in general, filter coefficients can be crafted to create many different kinds of filters: low pass, high pass, band pass, etc.. In general, a larger value of number of taps provides more degrees of freedom when designing a filter, generally resulting in filters with better characteristics. There is substantial amount of literature devoted to generating filter coefficients with particular characteristics for a given application. When implementing a filter, the actual values of these coefficients are largely irrelevant and we can ignore how the coefficients themselves were arrived at. However, as we saw with the moving average filter, the structure of the filter, or the particular coefficients can have a large impact on the number of operations that need to be performed. For instance, symmetric filters have multiple taps with exactly the same value which can be grouped to reduce the number of multiplications. In other cases, it is possible to convert the multiplication by a known constant filter coefficient into shift and add operations [\[42\]](#page-253-7). In that case, the values of the coefficients can drastically change the performance and area of the filter implementation [\[60\]](#page-254-3). But we will ignore that for the time being, and focus on generating architectures that have constant coefficients, but do not take advantage of the values of the constants.

2.3 Base FIR Architecture

Consider the code for an 11 tap FIR filter in Figure [2.1.](#page-35-0) The function takes two arguments, an input sample x, and the output sample y. This function must be called multiple times to compute an entire output signal, since each time that we execute the function we provide one input sample and receive one output sample. This code is convenient for modeling a streaming architecture, since we can call it as many times as needed as more data becomes available.

The coefficients for the filter are stored in the c[] array declared inside of the function. These are statically defined constants. Note that the coefficients are symmetric. i.e., they are mirrored around the center value $\mathsf{c}[5] = 500$. Many FIR filter have this type of symmetry. We could take advantage of it in order to reduce the amount of storage that is required for the c[] array.

The code uses **typedef** for the different variables. While this is not necessary, it is convenient for changing the types of data. As we discuss later, bit width optimization – specifically setting the number of integer and fraction bits for each variable – can provide significant benefits in terms of performance and area.

Rewrite the code so that it takes advantage of the symmetry found in the coefficients. That is, change $c \in \{ \}$ so that it has six elements (c[0] through c[5]). What changes are necessary in the rest of the code? How does this effect the number of resources? How does it change the performance?

The code is written as a streaming function. It receives one sample at a time, and therefore it must store the previous samples. Since this is an 11 tap filter, we must keep the previous 10

```
#define N 11
#include "ap_int.h"
typedef int coef_t;
typedef int data_t;
typedef int acc_t;
void fir(data_t *y, data_t \times) {
    \text{coeff}_\text{-}\text{t} c[N] = {
         53, 0, −91, 0, 313, 500, 313, 0, −91, 0, 53
    };
    static
     data_t shift_reg[N];
    acc_t acc;
    int i;
    acc = 0;Shift Accum Loop:
    for (i = N - 1; i >= 0; i--) {
         if (i == 0) {
              acc += x * c[0];shift_reg[0] = x;} else {
             shift_reg[i] = shift_reg[i - 1];
              acc += shift_reg[i] * c[i];}
    }
    *y = acc;}
```

samples. This is the purpose of the shift-reg. This array is declared **static** since the data must be persistent across multiple calls to the function.

The **for** loop is doing two fundamental tasks in each iteration. First, it performs the multiply and accumulate operation on the input samples (the current input sample x and the previous input samples stored in shift reg. Each iteration of the loop performs a multiplication of one of the constants with one of the sample, and stores the running sum in the variable acc. The loop is also shifting values through shift array, which works as a FIFO. It stores the input sample \times into $shift_array[0]$, and moves the previous elements "up" through the shift-array:

```
shift\_array[10] = shift\_array[9]shift_array[9] = shift_array[8]shift_array[8] = shift_array[7]· · ·
shift_array[2] = shift_array[1]shift\_array[1] = shift\_array[0]shift_array[0] = x
```
The label Shift Accum Loop: is not necessary. However it can be useful for debugging. The Vivado[®] HLS tool adds these labels into the views of the code.

After the for loop completes, the acc variable has the complete result of the convolution of the input samples with the FIR coefficient array. The final result is written into the function argument y which acts as the output port from this fir function. This completes the streaming process for computing one output value of an FIR.

This function does not provide an efficient implementation of a FIR filter. It is largely sequential, and employs a significant amount of unnecessary control logic. The following sections describe a number of different optimizations that improve its performance.

2.4 Calculating Performance

Before we get into the optimizations, it is necessary to define precise metrics. When deriving the performance of a design, it is important to carefully state the metric. For instance, there are many different ways of specifying how "fast" your design runs. For example, you could say that it operates at X bits/second. Or that it can perform Y operations/sec. Other common performance metrics specifically for FIR filters talk about the number of filter operations/second. Yet another metric is multiply accumulate operations: MACs/second. Each of these are related to one another, in some manner, but when comparing different implementations it is important to compare apples to apples. For example, directly comparing one design using bits/second to another using filter operations/second can be misleading; fully understanding the relative benefits of the designs requires that we compare them using the same metric. And this may require additional information, e.g., going from filter operations/second to bits/second requires information about the size of the input and output data.

All of the aforementioned metrics use seconds. High-level synthesis tools talk about the designs in terms of number of cycles, and the frequency of the clock. The frequency is inversely proportional to the time it takes to complete one clock cycle. Using them both gives us the amount of time in seconds to perform some operation. The number of cycles and the clock frequency are both important: a design that takes one cycle, but with a very low frequency is not necessary better than another design that takes 10 clock cycles but operates at a much higher frequency.

The clock frequency is a complicated function that the Vivado[®] HLS tool attempts to optimize alongside the number of cycles. Note that it is possible to specify a target frequency to the Vivado[®] HLS tool. This is done using the create_clock tcl command. For example, the command create clock −period 5 directs the tool to target a clock period of 5 ns and equivalently a clock frequency of 200 MHz. Note that this is only a target clock frequency only and primarily affects how much operation chaining is performed by the tool. After generating RTL, the Vivado[®] HLS tool provides an initial timing estimate relative to this clock target. However, some uncertainty in the performance of the circuit remains which is only resolved once the design is fully place and routed.

While achieving higher frequencies are often critical for reaching higher performance, increasing the target clock frequency is not necessarily optimal in terms of an overall system. Lower frequencies give more leeway for the tool to combine multiple dependent operations in a single cycle, a process called operation chaining. This can sometimes allow higher performance by enabling improved logic synthesis optimizations and increasing the amount of code that can fit in a device. Improved operation chaining can also improve (i.e., lower) the initiation interval of pipelines with recurrences. In general providing a constrained, but not over constrained target clock latency is a good option. Something in the range of $5 - 10$ ns is typically a good starting option. Once you optimize your design, you can vary the clock period and observe the results. We will describe operation chaining in more detail in the next section.

Because Vivado® HLS deals with clock frequency estimates, it does include some margin to account for the fact that there is some error in the estimate. The goal of this margin is to ensure enough timing slack in the design that the generated RTL can be successfully placed and routed. This margin can be directly controlled using the set clock uncertainty TCL command. Note that this command only affects the HLS generated RTL and is different from the concept of clock uncertainty in RTL-level timing constraints. Timing constraints generated by Vivado[®] HLS for the RTL implementation flow are solely based on the target clock period.

It is also necessary to put the task that you are performing in context with the performance metric that you are calculating. In our example, each execution of the fir function results in one output sample. But we are performing $N = 11$ multiply accumulate operations for each execution of fir. Therefore, if your metric of interest is MACs/second, you should calculate the task latency for fir in terms of seconds, and then divide this by 11 to get the time that it takes to perform the equivalent of one MAC operation.

Calculating performance becomes even more complicated as we perform pipelining and other optimizations. In this case, it is important to understand the difference between task interval and task latency. It is a good time to refresh your understanding of these two metrics of performance. This was discussed in Chapter [1.4.](#page-21-0) And we will continue to discuss how different optimizations effect different performance metrics.

2.5 Operation Chaining

Operation chaining is an important optimization that the Vivado[®] HLS performs in order to optimize the final design. It is not something that a designer has much control over, but it is important that the designer understands how this works especially with respect to performance. Consider the multiply accumulate operation that is done in a FIR filter tap. Assume that the add operation takes 2 ns to complete, and a multiply operation takes 3 ns. If we set the clock period to 1

Figure 2.2: The performance of multiply accumulate operation changes depending upon the target clock period. Assume the multiply operation takes 3 ns and add operation takes 2 ns. Part a) has a clock period of 1 ns, and one MAC operation takes 5 cycles. Thus the performance is 200 million MACs/sec. Part b) has a clock period of 2 ns, and the MAC takes 3 cycles resulting in approximately 167 million MACs/sec. Part c) has a clock period of 5 ns. By using operation chaining, a MAC operation takes 1 cycle for a clock period of 200 million MACs/sec.

ns (or equivalently a clock frequency of 1 GHz), then it would take 5 cycles for the MAC operation to complete. This is depicted in Figure [2.2](#page-38-0) a). The multiply operation is executed over 3 cycles, and the add operation is executed across 2 cycles. The total time for the MAC operation is 5 cycles \times 1 ns per cycle = 5 ns. Thus we can perform $1/5$ ns = 200 million MACs/second.

If we increase the clock period to 2 ns, the multiply operation now spans over two cycles, and the add operation must wait until cycle 3 to start. It can complete in one cycle. Thus the MAC operation requires 3 cycles, so 6 ns total to complete. This allows us to perform approximately 167 million MACs/second. This result is lower than the previous result with a clock period of 1 ns. This can be explained by the "dead time" in cycle 2 where no operation is being performed.

However, it is not always true that increasing the clock period results in worse performance. For example, if we set the clock period to 5 ns, we can perform both the multiply and add operation in the same cycle using operation chaining. This is shown in Figure [2.2](#page-38-0) c). Thus the MAC operation takes 1 cycle where each cycle is 5 ns, so we can perform 200 million MACs/second. This is the same performance as Figure [2.2](#page-38-0) a) where the clock period is faster (1 ns).

So far we have performed chaining of only two operations in one cycle. It is possible to chain multiple operations in one cycle. For example, if the clock period is 10 ns, we could perform 5 add operations in a sequential manner. Or we could do two sequential MAC operations.

It should start to become apparent that the clock period plays an important role in how the Vivado[®] HLS tool optimizes the design. This becomes even more complicated with all of the other optimizations that the Vivado® HLS tool performs. It is not that important to fully understand the entire process of the Vivado[®] HLS tool. This is especially true since the tool is constantly being improved with each new release. However, it is important to have a good idea about how the tool may work. This will allow you to better comprehend the results, and even allow you to write more optimized code.

Although the Vivado® HLS can generate different hardware for different target clock periods,

```
Shift Accum Loop:
for (i = N - 1; i > 0; i--) {
    shift_reg[i] = shift_reg[i - 1];
    acc += shift_reg[i] * c[i];}
acc += x * c[0];
```
shift_reg[0] $= x;$

Figure 2.3: Removing the conditional statement from the **for** loop creates a more efficient hardware implementation.

overall performance optimization and determining the optimal target clock period still requires some creativity on the part of the user. For the most part, we advocate sticking within a small subset of clock periods. For example, in the projects we suggest that you set the clock period to 10 ns and focus on understanding how other optimizations, such as pipelining, can be used to create different architectures. This 100 MHz clock frequency is relatively easy to achieve, yet it is provides a good first order result. It is certainly possible to create designs that run at a faster clock rate. 200 MHz and faster designs are possible but often require more careful balance between clock frequency targets and other optimization goals. You can change the target clock period and observe the differences in the performance. Unfortunately, there is no good rule to pick the optimal frequency.

Vary the clock period for the base FIR architecture (Figure [2.1\)](#page-35-0) from 10 ns to 1 ns in increments of 1 ns. Which clock period provides the best performance? Which gives the best area? Why do you think this is the case? Do you see any trends?

2.6 Code Hoisting

The **if/else** statement inside of the **for** loop is inefficient. For every control structure in the code, the Vivado® HLS tool creates logical hardware that checks if the condition is met, which is executed in every iteration of the loop. Furthermore, this conditional structure limits the execution of the statements in either the **if** or **else** branches; these statements can only be executed after the **if** condition statement is resolved.

The **if** statement checks when $i = 0$, which happens only on the last iteration. Therefore, the statements within the if branch can be "hoisted" out of the loop. That is we can execute these statements after the loop ends, and then remove the $if/else$ control flow in the loop. Finally, we must change the loop bounds from executing the "0th" iteration. This transform is shown in Figure [2.3.](#page-39-0) This shows just the changes that are required to the for loop.

The end results is a much more compact implementation that is ripe for further loop optimizations, e.g., unrolling and pipelining. We discuss those optimizations later.

Compare the implementations before and after the removal of the **if/else** condition done through loop hoisting. What is the difference in performance? How do the number of resources

```
TDL:
for (i = N - 1; i > 0; i--) {
    shift_reg[i] = shift_reg[i - 1];
}
shift_reg[0] = x;acc = 0;MAC:
for (i = N - 1; i >= 0; i---) {
    acc += shift_reg[i] * c[i];}
```
Figure 2.4: A code snippet corresponding to splitting the **for** loop into two separate loops.

change?

2.7 Loop Fission

We are doing two fundamental operations within the **for** loop. The first part shifts the data through the shift reg array. The second part performs the multiply and accumulate operations in order to calculate the output sample. Loop fission takes these two operations and implements each of them in their own loop. While it may not intuitively seem like a good idea, it allows us to perform optimizations separately on each loop. This can be advantageous especially in cases when the resulting optimizations on the split loops are different.

The code in Figure [2.4](#page-40-0) shows the result of manual loop fission optimization. The code snippet splits the loop from Figure [2.3](#page-39-0) into two loops. Note the label names for the two loops. The first is TDL and the second is MAC. Tapped delay line (TDL) is a common DSP term for the FIFO operation; MAC is short-hand for "multiply accumulate".

Compare the implementations before and after loop fission. What is the difference in performance? How do the number of resources change?

Loop fission alone often does not provide a more efficient hardware implementation. However, it allows each of the loops to be optimized independently, which could lead to better results than optimizing the single, original for loop. The reverse is also true; merging two (or more) for loops into one **for** loop may yield the best results. This is highly dependent upon the application, which is true for most optimizations. In general, there is not a single 'rule of thumb' for how to optimize your code. There are many tricks of the trade, and your mileage may vary. Thus, it is important to have many tricks at your disposal, and even better, have a deep understanding of how the optimizations work. Only then will you be able to create the best hardware implementation. Let us continue to learn some additional tricks...

```
TDL:
for (i = N - 1; i > 1; i = i - 2) {
    shift_reg[i] = shift_reg[i - 1];
    shift_reg[i - 1] = shift_reg[i - 2];
}
if (i == 1) {
    shift\_reg[1] = shift\_reg[0];}
shift_reg[0] = x;
```
Figure 2.5: Manually unrolling the TDL loop in the fir11 function.

2.8 Loop Unrolling

By default, the Vivado[®] HLS tool synthesizes **for** loops in a sequential manner. The tool creates a data path that implements one execution of the statements in the body of the loop. The data path executes sequentially for each iteration of the loop. This creates an area efficient architecture; however, it limits the ability to exploit parallelism that may be present across loop iterations.

Loop unrolling replicates the body of the loop by some number of times (called the factor). And it reduces the number of iterations of the loop by the same factor. In the best case, when none of the statements in the loop depend upon any of the data generated in the previous iterations, this can substantially increase the available parallelism, and thus enables an architecture that runs much faster.

The first for loop (with the label TDL) in Figure [2.4](#page-40-0) shifts the values up through the shift reg array. The loop iterates from largest value $(N-1)$ to the smallest value $(i = 1)$. By unrolling this loop, we can create a data path that executes a number of these shift operations in parallel.

Figure [2.5](#page-41-0) shows the result of unrolling the loop by a factor of two. This code replicates the loop body twice. Each iteration of the loop now performs two shift operations. Correspondingly, we must perform half of the number of iterations.

Note that there is an additional **if** condition after the **for** loop. This is required in the case when the loop does not have an even number of iterations. In this case, we must perform the last "half" iteration by itself. The code in the if statement performs this last "half" iteration, i.e., moving the data from shift_reg[0] into shift_reg[1].

Also note the effect of the loop unrolling on the **for** loop header. The decrement operation changes from i−− to i=i−2. This is due to the fact that we are doing two times the "work" in each iteration, thus we should decrement by 2 instead of 1.

Finally, the condition for terminating the **for** loop changes from $i > 0$ to $i > 1$. This is related to the fact that we should make sure that the "last" iteration can fully complete without causing an error. If the last iteration of the **for** loop executes when $i = 1$, then the second statement would try to read from shift reg[−1]. Rather than perform this illegal operation, we do the final shift in the if statement after the for loop.

Write the code corresponding to manually unrolling this TDL for loop by a factor of three. How does this change the loop body? What changes are necessary to the loop header? Is the additional code in the **if** statement after the **for** loop still necessary? If so, how is it different?

Loop unrolling can increase the overall performance provided that we have the ability to execute some (or all) of the statements in parallel. In the unrolled code, each iteration requires that we read two values from the shift reg array; and we write two values to the same array. Thus, if we wish to execute both statements in parallel, we must be able to perform two read operations and two write operations from the shift reg array in the same cycle.

Assume that we store the shift reg array in one BRAM, and that BRAM has two read ports and one write port. Thus we can perform two read operations in one cycle. But we must sequentialize the write operations across two consecutive cycles.

There are ways to execute these two statements in one cycle. For example, we could store all of the values of the shift reg array in separate registers. It is possible to read and write to each individual register on every cycle. In this case, we can perform both of the statements in this unrolled for loop in one cycle. You can tell the Vivado[®] HLS tool to put all of the values in the shift reg array into registers using the directive $\#$ pragma HLS array partition variable=shift reg complete. This is an important optimization, thus we discuss the **array partition** directive in more detail later.

A user can tell the Vivado[®] HLS tool to automatically unroll the loop using the **unroll** directive. To automatically perform the unrolling done manually in Figure [2.5,](#page-41-0) we should put the directive $\#$ pragma HLS unroll factor=2 into the body of the code, right after the **for** loop header. While we can always manually perform loop unrolling, it is much easier to allow the tool to do it for us. It makes the code easier to read; and it will result in fewer coding errors.

Unroll the TDL for loop automatically using the unroll directive. As you increase the unroll factor, how does this change the number of resources (FFs, LUTs, BRAMs, DSP48s, etc.)? How does it effect the throughput? What happens when you use the **array partition** directive in conjunction with the **unroll** directive? What happens if you do not use the **unroll** directive?

Now, consider the second for loop (with the label MAC) in Figure [2.4.](#page-40-0) This loop multiplies a value from the array c^[] with a value from the array shift array. In each iteration it accesses the ith value from both arrays. And then it adds the result of that multiplication into the acc variable.

Each iteration of this loop performs one multiply and one add operation. Each iteration performs one read operation from array shift reg. and array ϵ . The result of the multiplication of these two values is accumulated into the variable acc.

The load and multiplication operations are independent across all of the iterations of the for loop. The addition operation, depending on how it is implemented, may depend upon the values of the previous iterations. However, it is possible to unroll this loop and remove this dependency.

Figure [2.6](#page-43-0) shows the code corresponding to unrolling the MAC for loop by a factor of four. The first **for** loop is the unrolled loop. The **for** loop header is modified in a similar manner to when we unrolled the TDL loop. The bound is changed to $i>=3$, and i is decremented by a factor of 4 for each iteration of the unrolled loop.

While there was loop carried dependency in the original, unrolled for, it is no longer present in the unrolled loop. The loop carried dependency came due to the acc variable; since the result of the multiply accumulate is written to this variable ever iteration, and we read from this register in every iteration (to perform the running sum), it creates a read-after-write (RAW) dependency across iterations. Note that there is not a dependency on the acc variable in the unrolled for loop due to the way this is written. Thus we are free to parallelize the four individual MAC operations in the unrolled for loop.

There is an additional **for** loop after the unrolled **for** loop. This is necessary to perform any partial iterations. Just like we required the if statement in the TDL, this performs any computations

```
acc = 0;
MAC:
for (i = N - 1; i >= 3; i == 4) {
     \text{acc } += \text{shift\_reg[i]} * \text{c[i]} + \text{shift\_reg[i-1]} * \text{c[i-1]} +shift_reg[i – 2] * c[i – 2] + shift_reg[i – 3] * c[i – 3];
}
for (; i >= 0; i---) {
     acc += shift_reg[i] * c[i];
}
```
Figure 2.6: Manually unrolling the MAC loop in the fir11 function by a factor of four.

on a potential last iteration. This occurs when the number of iterations in the original, unrolled for loop is not an even multiple of 4.

Once again, we can tell the Vivado[®] HLS tool to automatically unroll the loop by a factor of 4 by inserting the code $\#$ pragma HLS unroll factor $=4$ into the MAC loop body.

By specifying the optional argument skip exit check in that directive, the Vivado® HLS tool will not add the final **for** loop to check for partial iterations. This is useful in the case when you know that the loop will never require these final partial iterations. Or perhaps performing this last few iterations does not have an (major) effect on the results, and thus it can be skipped. By using this option, the Vivado[®] HLS tool does not have to create that additional **for** loop. Thus the resulting hardware is simpler, and more area efficient.

The **for** loop is completely unrolled when no factor argument is specified. This is equivalent to unrolling by the maximum number of iterations; in this case a complete unrolling and unrolling by a factor of 11 is equivalent. In both cases, the loop body is replicated 11 times. And the loop header is unnecessary; there is no need to keep a counter or check if the loop exit condition is met. In order to perform a complete unrolling, the bounds of the loop must be statically determined, i.e., the Vivado[®] HLS tool must be able to know the number of iterations for the **for** loop at compile time.

Complete loop unrolling exposes a maximal amount of parallelism at the cost of creating an implementation that requires a significant amount of resources. Thus, it ok to perform a complete loop unroll on "smaller" for loops. But completely unrolling a loop with a large number of iterations (e.g., one that iterates a million times) is typically infeasible. Often times, the Vivado[®] HLS tool will run for a very long time (and many times fail to complete after hours of synthesis) if the resulting loop unrolling creates code that is very large.

If your design does not synthesize in under 15 minutes, you should carefully consider the effect of your optimizations. It is certainly possible that large designs can take a significant amount for the Vivado \textcircled{B} HLS tool to synthesize them. But as a beginning user, your designs should synthesize relatively quickly. If they take a long time, that most likely means that you used some directives that significantly expanded the code, perhaps in a way that you did not intend.

Synthesize a number of designs by varying the unroll factor for the MAC loop. How does the performance change? How does the unroll factor number affect the number of resources? Compare these results with the trends that you found by unrolling the TDL.

2.9 Loop Pipelining

By default, the Vivado[®] HLS tool synthesizes **for** loops in a sequential manner. For example, the for loop in Figure [2.1](#page-35-0) will perform each iteration of the loop one after the other. That is, all of the statements in the second iteration happen only when all of the statements from the first iteration are complete; the same is true for the subsequent iterations. This happens even in cases when it is possible to perform statements from the iterations in parallel. In other cases, it is possible to start some of the statements in a later iteration before all of the statements in a former iteration are complete. This does not happen unless the designer specifically states that it should. This motivates the idea of *loop pipelining*, which allows for multiple iterations of the loop to execute concurrently.

Consider the MAC for loop from Figure [2.4.](#page-40-0) This performs one multiply accumulate (MAC) operation per iteration. This MAC for loop has four operations in the loop body:

- Read c. El: Load the specified data from the C array.
- Read shift_reg[]: Load the specified data from the shift_reg array.
- ∗: Multiply the values from the arrays c[] and shift_reg[].
- \bullet +: Accumulate this multiplied result into the acc variable.

A schedule corresponding to one iteration of the MAC for loop is shown in Figure [2.7](#page-45-0) a). The Read operations each require 2 cycles. This is due to the fact that the first cycle provides the address to the memory, and the data from the memory is delivered during the second cycle. These two Read operations can be done in parallel since there are no dependencies between them. The ∗ operation can begin in Cycle 2; assume that it takes three cycles to complete, i.e., it is finished is Cycle 4. The $+$ operation is chained to start and complete during Cycle 4. The entire body of the MAC for loop takes 4 cycles to complete.

There are a number of performance metrics associated with a **for** loop. The *iteration latency* is the number of cycles that it takes to perform one iteration of the loop body. The iteration latency for this MAC for loop is 4 cycles. The for *loop latency* is the number of cycles required to complete the entire execution of the loop. This includes time to calculate the initialization statement (e.g., $i = 0$, the condition statement (e.g., $i >= 0$), and the increment statement (e.g., $i = -1$). Assuming that these three header statements can be done in parallel with the loop body execution, the Vivado[®] HLS tool reports the latency of this MAC for loop as 44 cycles. This is the number of iterations (11) multiplied by the iteration latency (4 cycles) plus one additional cycle to determine that the loop should stop iterating. And then you subtract one. Perhaps the only strange thing here is the "subtract 1". We will get to that in a second. But first, there is one additional cycle that is required at the beginning of the next iteration, which checks if the condition statement is satisfied (it is not) and then exits the loop. Now the "subtract 1": Vivado[®] HLS determines the latency as the cycle in which the output data is ready. In this case, the final data is ready during Cycle 43. This would be written into a register at the end of Cycle 43 and correspondingly the

Figure 2.7: Part a) shows a schedule for the body of the MAC for loop. Part b) shows the schedule for three iterations of a pipelined version of the MAC for loop.

beginning of Cycle 44. Another way to think of this is that the latency is equal to the maximum number of registers between the input data and the output data.

Loop pipelining is an optimization that overlaps multiple iterations of a **for** loop. Figure [2.7](#page-45-0) b) provides an example of pipelining for the MAC for loop. The figure shows three iterations of the for which are executed simultaneously. The first iteration is equivalent to the non-pipelined version as depicted in Figure [2.7](#page-45-0) a). The difference is the start times of the subsequent iterations. In the non-pipelined version, the second iteration begins after the first iteration is completed, i.e., in Cycle 5. However, the pipelined version can start the subsequent iteration before the previous iterations complete. In the figure, Iteration 2 starts at Cycle 2, and Iteration 3 starts at Cycle 3. The remaining iterations start every consecutive cycle. Thus, the final iteration, Iteration 11, would start at Cycle 11 and it would complete during Cycle 14. Thus, the loop latency is 14.

The loop initiation interval (II) is another important performance metric. It is defined as the number of clock cycles until the next iteration of the loop can start. In our example, the loop II is 1, which means that we start a new iteration of the loop every cycle. This is graphically depicted in Figure [2.7](#page-45-0) b). The II can be explicitly set using the directive. For example, the directive #pragma HLS pipeline II=2 informs the Vivado[®] HLS tool to attempt to set the II=2. Note that this may not always be possible due to resource constraints and/or dependencies in the code. The output reports will tell you exact what the Vivado \mathbb{B} HLS tool was able to achieve.

Explicitly set the loop initiation interval starting at 1 and increasing in increments of 1 cycle. How does increasing the II effect the loop latency? What are the trends? At some point setting the II to a larger value does not make sense. What is that value in this example? How do you describe that value for a general for loop?

Any for loop can be pipelined, so let us now consider the TDL for loop. This for loop as a similar header to the MAC for loop. The body of the loop performs an element by element shift of data through the array as described in Section [2.3.](#page-34-0) There are two operations: one Read and one Write to the shift reg array. The iteration latency of this loop is 2 cycles. The Read operation takes two cycles, and the Write operation is performed at the end of Cycle 2. The for loop latency for this non-pipelined loop is 20 cycles.

We can pipeline this loop by inserting the directive $\#$ pragma HLS pipeline II=1 after the loop header. The result of the synthesis is a loop initiation interval equal to 1 cycle. This means that we can start a loop iteration every cycle.

By modifying the example slightly, we can demonstrate a scenario where the resource constraints do not allow the Vivado[®] HLS tool to achieve an II=1. To do this, we explicitly set the type of memory for the shift reg array. By not specifying the resource, we leave it up to the Vivado[®] HLS tool to decide. But we can specify the memory using a directive, e.g., the directive #pragma HLS resource variable=shift_reg core=RAM_1P forces the Vivado[®] HLS tool to use a single port RAM. When using this directive in conjunction with the loop pipelining objective, the Vivado[®] HLS tool will fail to pipeline this loop with an II=1. This is due to the fact that a pipelined version of this code requires both a Read and Write operation in the same cycle. This is not possible using a single port RAM. This is evident in Figure [2.8](#page-47-0) b). Looking at Cycle 2, we require a Write operation to the array shift reg in Iteration 1, and a Read operation to the same array in Iteration 2. We can modify the directive to allow HLS more scheduling freedom by removing the explicit request for II=1, e.g. $\#$ pragma HLS pipeline. In this case, HLS will automatically increase the initiation interval until it can find a feasible schedule.

Figure 2.8: Part a) shows a schedule for two iterations of the body of the TDL for loop. Part b) shows the schedule for three iterations of a pipelined version of the TDL for loop with $II=1$.

The RESOURCE directive allows the user to force the Vivado[®] HLS tool to map an operation to a hardware core. This can be done on arrays (as shown above) and also for variables. Consider the code $a = b + c$. We can use the RESOURCE directive #pragma HLS RESOURCE variable=a core=AddSub_DSP to tell the Vivado[®] HLS tool that the add operation is implemented using a DSP48. There are a wide variety of cores described in the Vivado[®] HLS documentation [\[71\]](#page-254-0). In general, it is advised to let the Vivado[®] HLS decide the resources. If these are not satisfactory, then the designer can use directives.

2.10 Bitwidth Optimization

The C language provides many different data types to describe different kinds of behavior. Up until this point, we have focused on the **int** type, which Vivado[®] HLS treats as a 32-bit signed integer. The C language also provides floating point data types, such as **float** and **double**, and integer data types, such as **char, short, long,** and **long long**. Integer datatypes may be **unsigned**. All of these data types have a size which is a power of 2.

The actual number of bits for these C data types may vary depending upon the processor architecture. For example, an int can be 16 bits on a micro controller and 32 bits on a general purpose processor. The C standard dictates minimum bit widths (e.g., an int is at least 16 bits) and relations between the types (e.g., a **long** is not smaller than an **int** which is not smaller than a **short**). The C99 language standard eliminated this ambiguity with types such as int8_{-t}, int16_{-t}, int32_{-t, and int64_{-t}.}

The primary benefits of using these different data types in software revolve around the amount of storage that the data type requires. For large arrays, using 8 bit values instead of 16 bit values can cut memory usage in half. The drawback is that the range of values that you can represent is reduced. An 8 bit signed value allows numbers in the range [-128,127] while the 16 bit signed data type has a range of [-32,768, 32,767]. Smaller operations may also require fewer clock cycles to execute, or may allow more instructions to be executed in parallel.

The same benefits are seen in an FPGA implementation, but they are even more pronounced. Since the Vivado[®] HLS tool generates a custom data path, it will create an implementation matched to the specified data types. For example, the statement $a = b * c$ will have different latency and resource usage depending upon the data type. If all of the variables are 32 bits wide, then more primitive boolean operations need to be performed than if the variables are only 8 bits wide. As a result, more FPGA resources (or more complex resources) must be used. Additionally, more complex logic typically requires more pipelining in order to achieve the same frequency. A 32-bit multiplication might require 5 internal registers to meet the same frequency that an 8 bit multiplication can achieve with only one internal register. As a result, the latency of the operation will be larger (5 cycles instead of 1 cycle) and HLS must take this into account.

Create a simple design that implements the code $a = b * c$. Change the data type of the variables to **char, short, int, long,** and **long long**. How many cycles does the multiply operation take in each case? How many resources are used for the different data types?

What primitive boolean operations are needed to implement the multiplication of 8-bit numbers? How does this change when implementing multiplication of 32-bit numbers? Hint: How many primitive decimal operations are needed to implement multiplication of two 8 digit decimal numbers?

In many cases to implement optimized hardware, it is necessary to process data where the bitwidth is not a power of two. For example, analog to digital converters often output results in 10 bits, 12 bits, or 14 bits. We could map these to 16 bit values, but this would likely reduce performance and increase resource usage. To more accurately describe such values, Vivado® HLS provides arbitrary precision data types which allow for signed and unsigned data types of any bitwidth.

There are two separate classes for unsigned and signed data types:

- Unsigned: ap_uint<width>
- Signed: $ap-int$

where the width variable is an integer between [1](#page-49-0) and $1024¹$. For example, $ap-int < 8 >$ is an 8 bit signed value (same as **char**), and $ap_uint < 32$ is a 32 bit unsigned value (same as **unsigned int**). This provides a more powerful data type since it can do any bitwidth, e.g., $ap_uint < 4$ or ap $int < 537$. To use these data types you must use $C++$ and include the file ap int.h, i.e., add the code $\#$ include "ap_int.h" in your project and use a filename ending in '.cpp'^{[2](#page-49-1)}.

Consider coefficients array c^[] from the fir filter code in Figure [2.1.](#page-35-0) It is reprinted here for you convenience: coef t c[N] = {53, 0, -91, 0, 313, 500, 313, 0, -91, 0, 53};. The data type coef t is defined as an **int** meaning that we have 32 bits of precision. This is unnecessary for these constants since they range from -91 to 500. Thus we could use a smaller data type for this. We will need a signed data type since we have positive and negative values. And the maximum absolute value for any of these 11 entries is 500, which requires $\lceil \log_2 500 \rceil = 9$ bits. Since we need negative numbers, we add an additional bit. Thus coef \pm can be declared as $ap_int < 10$.

What is the appropriate data type for the variable i in the fir function (see Figure [2.1\)](#page-35-0)?

We can also more accurately define the data types for the other variables in the fir function, e.g., acc and shift reg. Consider the shift reg array first. This is storing the last 11 values of the input variable x. So we know that the shift reg values can safely have the same data type as x . By "safe", we mean that there will be no loss in precision, i.e., if shift reg had a data type with a smaller bitwidth, then some significant bits of x would need to be eliminated to fit them into a value in shift reg. For example, if x was defined as 16 bits (ap unit $\langle 16 \rangle$) and shift reg was defined as 12 bits (ap unit $\langle 12 \rangle$), then we would cut off the 4 most significant bits of x when we stored it into shift reg.

Defining the appropriate data type for acc is a more difficult task. The acc variable stores the multiply and accumulated sum over the shift reg and the coefficient array ϵ . the output value of the filter. If we wish to be safe, then we calculate the largest possible value that could be stored in acc, and set the bitwidth as that.

 11024 is the default maximum value, and this can be changed if needed. See the Vivado[®] HLS user manuals for more information on how to do this.

 2 Similar capabilities are also available in C using the file ap-cint.h

To accomplish this, we must understand how the bitwidth increases as we perform arithmetic operations. Consider the operation $a = b + c$ where a p uint $\langle 10 \rangle$ b and a p uint $\langle 10 \rangle$ c. What is the data type for the variable a? We can perform a worst case analysis here, and assume both a and b are the largest possible value $2^{10} - 1 = 1023$. Adding them together results in $a = 2046$ which can be represented as an 11 bit unsigned number, i.e., $ap_uint < 11$. In general we will need one more bit than the largest bitwidth of the two number being added. That is, when $ap_uint < x > b$ and ap uint $\langle y \rangle$ c, the data type for a is ap uint $\langle z \rangle$ where $z = \max(x, y) + 1$. This same is also true when adding signed integers.

That handles one part of the question for assigning the appropriate data type to acc, but we must also deal with the multiply operation. Using the same terminology, we wish to determine the value the bitwidth z given the bitwidths x and y (i.e., $ap\text{-int} \ll z$) a, $ap\text{-int} \ll x$ b, $ap\text{-int} \ll y$ c) for the operation $a = b * c$. While we will not go into the details, the formula is $z = x + y$.

Given these two formulas, determine the bitwidth of acc such that it is safe.

Ultimately we are storing acc into the variable y which is an output port of the function. Therefore, if the bitwidth of acc is larger than the bitwidth of c, the value in acc will be truncated to be stored into y. Thus, is it even important to insure that the bitwidth of acc is large enough so that it can handle the full precision of the multiply and accumulate operations?

The answer to the question lies in the tolerance of the application. In many digital signal processing applications, the data itself is noisy, meaning that the lower several bits may not have any significance. In addition, in signal processing applications, we often perform numerical approximations when processing data which can introduce additional error. Thus, it may not be important that we insure that the acc variable has enough precision to return a completely precise result. On the other hand, it may be desirable to keep more bits in the accumulation and then round the final answer again to reduce the overall rounding error in the computation. Other applications, such as scientific computing, more dynamic range is often required, which may lead to the use of floating point numbers instead of integer or fixed-point arithmetic. So what is the correct answer? Ultimately it is up to the tolerance of the application designer.

2.11 Complex FIR Filter

To this point, we have solely looked at filtering real numbers. Many digital wireless communication systems deal with complex numbers using in-phase (I) and quadrature (Q) components. Fortunately, it is possible to create a complex FIR filter using real FIR filter as we describe in the following.

To understand how to build a complex FIR filter from real FIR filters consider Equation [2.4.](#page-50-0) Assume that (I_{in}, Q_{in}) is one sample of the input data that we wish to filter. And one of the complex FIR filter coefficients is denoted as (I_{fir}, Q_{fir}) . There will be more than one input sample and complex coefficient, but let us not worry about that for now.

$$
(I_{in} + jQ_{in})(I_{fir} + jQ_{fir}) = (I_{in}I_{fir} - Q_{in}Q_{fir}) + j(Q_{in}I_{fir} + I_{in}Q_{fir})
$$
\n(2.4)

Equation [2.4](#page-50-0) shows the multiplication of the input complex number by one coefficient of the complex FIR filter. The right side of the equation shows that the real portion of the output of complex input filtered by a complex FIR filter is $I_{in}I_{fir} - Q_{in}Q_{fir}$ and the imaginary output is

Figure 2.9: A complex FIR filter built from four real FIR filters. The input I and Q samples are fed into four different real FIR filters. The FIR filters hold the in-phase (FIR I) and quadrature (FIR Q) complex coefficients.

```
typedef int data_t;
void firl1(data_t *y, data_t x);
void firQ1(data_t *y, data_t x);
void firl2(data_t *y, data_t x);
void firQ2(data_t *y, data_t x);
```
void complexFIR(data_t lin, data_t Qin, data_t *lout, data_t *Qout) {

```
data t IinIfir, QinQfir, QinIfir, IinQfir;
```

```
firI1(&IinIfir, Iin);
firQ1(&QinQfir, Qin);
firI2(&QinIfir, Qin);
firQ2(&IinQfir, Iin);
*lout = linlfir + QinQfir;
∗Qout = QinIfir − IinQfir;
```
}

Figure 2.10: The Vivado[®] HLS code to hierarchically implement a complex FIR filter using four real FIR filters.

 $Q_{in}I_{fir} + I_{in}Q_{fir}$. This implies that we can separate the complex FIR filter operation into four real filters as shown in Figure [2.9.](#page-51-0)

A complex FIR filter takes as input a complex number (I_{in}, Q_{in}) and outputs a complex filtered value (I_{out}, Q_{out}) . Figure [2.9](#page-51-0) provides a block diagram of this complex filter using four real FIR filters (FIR I1, FIR Q1, FIR I2, FIR Q2). The filters FIR I1 and FIR I2 are equivalent, i.e., they have the exact same coefficients. FIR Q1 and FIR Q2 are also equivalent. The output of each of these filters corresponds to a term from Equation [2.4.](#page-50-0) These output are then added or subtracted to provide the final filtered complex output (I_{out}, Q_{out}) .

We used a hierarchical structure to define this complex FIR filter. Vivado[®] HLS implements hierarchy using functions. Taking the previous real FIR function **void** fir (data t *v, data t ×) we can create another function that encapsulates four versions of this fir function to create the complex FIR filter. This code is shown in Figure [2.10.](#page-52-0)

The code defines four functions firI1, firQ1, firI2, and firQ2. Each of these functions has the exact same code, e.g., that of the fir function from Figure [2.1.](#page-35-0) Typically, we would not need to replicate the function; we could simply call the same function four times. However, this is not possible in this case due to the **static** keyword used within the fir function for the shift reg.

The function calls act as interfaces. The Vivado[®] HLS tool does not optimize across function boundaries. That is, each fir function synthesized independently, and treated more or less as a black box in the complexFIR function. You can use the inline directive if you want the Vivado[®] HLS tool to co-optimize a particular function within its parent function. This will add the code from that function into the parent function and eliminate the hierarchical structure. While this can increase the potential for benefits in performance and area, it also creates a large amount of code that the tool must synthesize. That may take a long time, even fail to synthesize, or may result in a non-optimal design. Therefore, use the inline directive carefully. Also note that the Vivado®

```
float mul(int x, int y) {
    return x ∗ y;
}
float top function(float a, float b, float c, float d) {
    return mul(a, b) + mul(c, d) + mul(b, c) + mul(a, d);
}
float inlined top function(float a, float b, float c, float d) {
    return a * b + c * d + b * c + a * d;}
```
Figure 2.11: A simple and trivial example to demonstrate the inline directive. The top function has four function calls to the function mul. If we placed an inline directive on the mul function, the result is similar to what you see in the function inlined top function.

HLS tool may choose to inline functions on its own. These are typically functions with a small amount of code.

The inline directive removes function boundaries, which may enable additional opportunities for the Vivado[®] HLS tool at the cost of increasing the complexity of the synthesis problem, i.e., it will likely make the synthesis time longer. It also eliminates any overhead associated with performing the function call. It allows for different implementations while maintaining the structure of the code, and making it hierarchical and more readable.

The code in Figure [2.11](#page-53-0) provides an example of how the inline directive works. The function inlined top function is the result of using the inline directive on the mul function.

The Vivado \textcircled{B} HLS tool will sometimes choose to inline functions automatically. For example, it will very likely choose to inline the mul function from Figure [2.11](#page-53-0) since it is small. You can force the tool to keep the function hierarchy by placing an inline directive in the function with the off argument.

The inline directive also has a recursive argument that inlines all functions called within the inlined function to also be inlined. That is, it will recursively add the code into the parent functions from every child function. This could create a substantial code base, so use this function carefully.

An inlined function will not have separate entries in the report since all of the logic will be associated with the parent function.

2.12 Conclusion

This chapter describes the specification and optimization of a FIR filter using the Vivado[®] HLS tool. The goal is to provide an overview of the HLS process. The first step in this process is understanding the basic concepts behind the computation of the FIR filter. This does not require a deep mathematical understanding, but certainly enough knowledge to write it in a manner that is synthesizable by the Vivado[®] HLS tool. This may require translating the code from a different language (e.g., MATLAB, Java, C_{++} , Python, etc.). Many times it requires rewriting to use simpler data structures, e.g., one that is explicitly implemented in an array. And it often involves removing system calls and other code not supported by the HLS tool.

Creating an optimum architecture requires a basic understanding about how the HLS tool performs its synthesis and optimization process to RTL code. It is certainly not unnecessary to understand the exact HLS algorithms for schedule, binding, resource allocation, etc. (and many times these are proprietary). But having a general idea of the process does aid the designer in writing code that maps well to hardware. Throughout the chapter, we talked about some of the key features of the HLS synthesis process that are necessary to understand when performing various optimizations. It is especially important to understand the way that the HLS tool reports performance, which we describe in Chapter [2.4.](#page-36-0)

Additionally, we presented some basic HLS optimizations (including loop and bitwidth optimizations). We highlighted their benefits and potential drawbacks using the FIR filter as an example. These are common optimizations that can be applied across a wide range of applications. We provide more details about these optimizations in subsequent chapters as we walk through the implementation of other more complex applications.

Chapter 3 CORDIC

3.1 Overview

CORDIC (Coordinate Rotation DIgital Computer) is an efficient technique to calculate trigonometric, hyperbolic, and other mathematical functions. It is a digit-by-digit algorithm that produces one output digit per iteration. This allows us to tune the accuracy of the algorithm to the application requirements; additional iterations produce a more precise output result. Accuracy is another common design evaluation metric alongside performance and resource usage. CORDIC performs simple computations using only addition, subtraction, bit shifting, and table lookups, which are efficient to implement in FPGAs and more generally in hardware.

The CORDIC method was developed by Jack Volder in the 1950's as a digital solution to replace an analog resolver for real-time navigation on a B-58 bomber. A resolver measures degrees of rotation. At that time hardware implementations of multiply operations were prohibitively expensive and CPUs had very limited amount of state. Thus the algorithm needed to have low complexity and use simple operations. Over the years, it has been used in math co-processors [\[31\]](#page-252-0), linear systems [\[9\]](#page-250-0), radar signal processing [\[10\]](#page-250-1), Fourier transforms [\[28\]](#page-252-1), and many other digital signal processing algorithms. It is now commonly used in FPGA designs. Vivado® HLS uses a CORDIC core for calculating trigonometric functions and it is a common element of modern FPGA IP core libraries.

The goal of this chapter is to demonstrate how to create an optimized CORDIC core using high-level synthesis. We are gradually increasing the complexity of the types of hardware cores that we are developing as we progress through the book. The CORDIC method is an iterative algorithm; thus most of the computation is performed within a single for loop. The code itself is not all that complex. However, understanding the code such that we can create an optimal hardware implementation requires deep insight. And a good HLS designer must always understand the computation if they wish to create the optimal design. Thus, we spend the early part of this chapter giving the mathematical and computational background of the CORDIC method.

The major HLS optimization that we wish to highlight in this chapter is choosing the correct number representation for the variables. As we discuss later in the chapter, the designer must carefully tradeoff between the accuracy of the results, the performance, and resource utilization of the design. Number representation is one big factor in this tradeoff – "larger" numbers (i.e., those with more bits) generally provide more precision at the cost of increased resource usage (more FFs

Figure 3.1: Using the CORDIC to calculate the functions $\sin \phi$ and $\cos \phi$. Here, the CORDIC starts at the x-axis with a corresponding 0◦ angle. It then performs four iterative positive/negative rotations in increasingly smaller rotation angle with the ultimate goal of reaching the target angle ϕ . Once we finish our rotations we are close to the target angle. We take the corresponding x and y values of the final vector which correspond to $\cos \phi$ and $\sin \phi$ (respectively) assuming the length of the vector is 1. The key to the CORDIC is doing all of this in a computationally efficient manner.

and logic blocks) and reduced performance. We provide a background on number representation and arbitrary data types in Chapter [3.5.5.](#page-74-0)

3.2 Background

The core idea behind the CORDIC is to efficiently perform a set of vector rotations in a twodimensional plane. By overlaying these rotations with some simple control decisions, we can perform a variety of fundamental operations, e.g., trigonometric, hyperbolic, and logarithmic functions, real and complex multiplication, and matrix decompositions and factorizations. CORDIC has been used in a wide range of applications including signal processing, robotics, communications, and many scientific computations. CORDIC is commonly used in FPGA design since it has a small resource usage.

In the following, we walk through the process of how a CORDIC performs the sine and cosine of a given an input angle θ . This is done using a series of vector rotations using only simple operations which are very efficient to implement in hardware. At the high level, the algorithm works using a series of rotations with the goal of reaching the target input angle θ . The key innovation that makes this efficient is that the rotations can be done in a manner that requires minimal computation. In particular, we perform the rotations using multiplications by constant powers of two. This translates to simply moving bits around in hardware which is extremely efficient as it does not require any sort of logic.

Figure [3.1](#page-57-0) provides a high level overview of the CORDIC procedure for calculating $\cos \phi$ and $\sin \phi$. In this case, we start our initial rotating vector on the x-axis, i.e, at a 0 \degree angle. Then, we perform an iterative series of rotations; in this example we only perform four rotations, but generally this is on the order of 40 rotations. Each of the subsequent rotation uses an increasingly smaller angle, which means that every iteration adds a bit more precision to the output value. At each iteration, we decide between doing a positive or negative rotation by that smaller angle. The angle values that we rotate are fixed a priori; thus, we can easily store their values in a small memory and keep a running sum of the cumulative angle that we have rotated so far. If this cumulative angle is larger than our target angle ϕ , then we perform a negative rotation. If it is smaller, then the rotation is positive. Once we have completed a sufficient number of rotations, we can determine the $\cos \phi$ and $\sin \phi$ by directly reading the x and y values from the final rotated vector. If our final vector has a magnitude of 1, then $x = \cos \phi$ and $y = \sin \phi$.

We start with some terminology. The goal is to refresh your memory about some basic trigonometric and vector concepts. Feel free to skim this if it is familiar. But keep in mind that one of the most important aspects of creating an efficient hardware design is to truly understand the application; only then can the designer effectively utilize the optimization directives and perform code refactoring which is required to get the most efficient designs.

The fundamental goal of the CORDIC algorithm is to perform a series of rotations in an efficient manner. Let us start by thinking about how to generally perform a rotation. In two dimensions, the rotation matrix is:

$$
R(\theta) = \begin{bmatrix} \cos \theta & -\sin \theta \\ \sin \theta & \cos \theta \end{bmatrix}
$$
 (3.1)

The CORDIC uses an iterative algorithm that rotates a vector v to some target of angle which depends on the function that the CORDIC is performing. One rotation is a matrix vector multiplications in the form of $v_i = R_i \cdot v_{i-1}$. Thus in each iteration of the CORDIC we perform the following operations to perform one rotation which is the matrix vector multiply:

$$
\begin{bmatrix}\n\cos \theta & -\sin \theta \\
\sin \theta & \cos \theta\n\end{bmatrix}\n\begin{bmatrix}\nx_{i-1} \\
y_{i-1}\n\end{bmatrix} =\n\begin{bmatrix}\nx_i \\
y_i\n\end{bmatrix}
$$
\n(3.2)

Writing out the linear equations, the coordinates of the newly rotated vector are:

$$
x_i = x_{i-1} \cos \theta - y_{i-1} \sin \theta \tag{3.3}
$$

and

$$
y_i = x_{i-1} \sin \theta + y_{i-1} \cos \theta \tag{3.4}
$$

This is precisely the operation that we need to simplify. We want to perform these rotations without having to perform any multiplications.

Consider first a 90[°] rotation. In this case the rotation matrix is:

$$
R(90^\circ) = \begin{bmatrix} \cos 90^\circ & -\sin 90^\circ \\ \sin 90^\circ & \cos 90^\circ \end{bmatrix} = \begin{bmatrix} 0 & -1 \\ 1 & 0 \end{bmatrix}
$$
 (3.5)

and thus we only have to perform the operations:

$$
x_i = x_{i-1} \cos 90^\circ - y_{i-1} \sin 90^\circ
$$

= $x_{i-1} \cdot 0 - y_{i-1} \cdot 1$
= $-y_{i-1}$ (3.6)

and

$$
y_i = x_{i-1} \sin 90^\circ + y_{i-1} \cos 90^\circ
$$

= $x_{i-1} \cdot 1 + y_{i-1} \cdot 0$
= x_{i-1} (3.7)

Putting this altogether we get

$$
\begin{bmatrix} 0 & -1 \\ 1 & 0 \end{bmatrix} \begin{bmatrix} x \\ y \end{bmatrix} = \begin{bmatrix} -y \\ x \end{bmatrix}
$$
 (3.8)

You can see that this is requires a very minimal amount of calculation; the rotated vector simply negates the y value, and then swaps the x and y values. A two's complement negation requires the hardware equivalent to an adder. Thus, we have achieved our goal of performing a 90[°] rotation efficiently.

What if you wanted to rotation by $-90°$? What is the rotation matrix $R(-90°)$? What type of calculation is required for this rotation? How would one design the most efficient circuit that could perform a positive and negative rotation by -90° , i.e., the direction of rotation is an input to the circuit?

While it is great that we can rotate by $\pm 90^\circ$, we also need to rotate by smaller angles if we wish to have any sort of good resolution in moving to the target angle. Perhaps the next natural angle that we might wish to rotate would be $\pm 45^{\circ}$. Using the rotation matrix from Equation [3.1,](#page-58-0) we get

$$
R(45^{\circ}) = \begin{bmatrix} \cos 45^{\circ} & -\sin 45^{\circ} \\ \sin 45^{\circ} & \cos 45^{\circ} \end{bmatrix} = \begin{bmatrix} \sqrt{2}/2 & -\sqrt{2}/2 \\ \sqrt{2}/2 & \sqrt{2}/2 \end{bmatrix}
$$
(3.9)

Calculating out the computation for performing the rotation, we get

$$
x_i = x_{i-1} \cos 45^\circ - y_{i-1} \sin 45^\circ
$$

= $x_{i-1} \cdot \sqrt{2}/2 - y_{i-1} \cdot \sqrt{2}/2$ (3.10)

and

$$
y_i = x_{i-1} \sin 45^\circ + y_{i-1} \cos 45^\circ
$$

= $x_{i-1} \cdot \sqrt{2}/2 + y_{i-1} \cdot \sqrt{2}/2$ (3.11)

which when put back into matrix vector notation is

$$
\begin{bmatrix}\n\sqrt{2}/2 & -\sqrt{2}/2 \\
\sqrt{2}/2 & \sqrt{2}/2\n\end{bmatrix}\n\begin{bmatrix}\nx \\
y\n\end{bmatrix} =\n\begin{bmatrix}\n\sqrt{2}/2x - \sqrt{2}/2y \\
\sqrt{2}/2x + \sqrt{2}/2y\n\end{bmatrix}
$$
\n(3.12)

This certainly is not as efficient of a computation as compared to rotating by $\pm 90^{\circ}$. The $\pm 90^{\circ}$ rotation was ideal because the multiplication were by very simple constants (in this case 0, 1, and −1). The key to the CORDIC is doing these rotations in an efficient manner, i.e., defining the rotation matrix in a way that their multiplication is trivial to compute. That is, we wish to be more like the previous $\pm 90^\circ$ and less like the much more difficult computation required for the ±45◦ rotation that we just described.

What if we "forced" the rotation matrix to be constants that were easy to multiply? For example, a multiplication by any power of two turns into a shift operation. If we set the constants in the rotation matrix to be powers of two, we could very easily perform rotations without multiplication. This is the key idea behind the CORDIC – finding rotations that are very efficient to compute while minimizing any side effects. We will discuss these "side effects" in more detail, but there is an engineering decision that is being made here. In order to get efficient computation, we have to give up something; in this case we have to deal with the fact that the rotation also performs scaling, i.e., it changes the magnitude of the rotated vector – more on that later.

To further explore the idea of "simple" rotation matrices, consider the matrix

$$
R() = \begin{bmatrix} 1 & -1 \\ 1 & 1 \end{bmatrix} \tag{3.13}
$$

with the corresponding computation for the transformation

$$
x_i = x_{i-1} - y_{i-1} \tag{3.14}
$$

and

$$
y_i = x_{i-1} + y_{i-1} \tag{3.15}
$$

with the matrix vector form of

$$
\begin{bmatrix} 1 & -1 \\ 1 & 1 \end{bmatrix} \begin{bmatrix} x \\ y \end{bmatrix} = \begin{bmatrix} x - y \\ x + y \end{bmatrix}
$$
 (3.16)

This is certainly easy to compute and does not require any "difficult" multiplications. But what is the consequence of this operation? It turns out that this performs a rotation by 45◦ which is perfect; we now have an efficient way to perform a 45° rotation. But, this transform also scales the periect; we now nave an enicient way to perform a 45 rotation. But, this transform also scales the vector by a factor of $\sqrt{2}$. The square root of the determinant of this matrix tells us how much the transformation scales the vector, i.e., how the length of the vector has changed. The determinant transformation scales the vector, i.e., now the length of the vector has changed. The determinant
of this matrix here is $1 \cdot 1 - (-1) \cdot 1 = 2$. Thus, this operation rotates by 45° and scales by $\sqrt{2}$. This is the tradeoff that the CORDIC makes; we can make the computation for the rotation easy to compute but it has the side effect that scales the length of the vector. This may or may not be a problem depending on the application. But for now, we put aside the scaling issue and focus on how to generalize the idea of performing rotations that are computationally efficient to perform.

Now we generalize the notion of performing efficient matrix rotations, i.e., performing rotations by only performing addition/subtraction and multiplication by a power of two (i.e., by shift operations). Consider again the rotation matrix

$$
R_i(\theta) = \begin{bmatrix} \cos(\theta_i) & -\sin(\theta_i) \\ \sin(\theta_i) & \cos(\theta_i) \end{bmatrix}
$$
 (3.17)

By using the following trigonometric identities,

$$
\cos(\theta_i) = \frac{1}{\sqrt{1 + \tan^2(\theta_i)}}\tag{3.18}
$$

$$
\sin(\theta_i) = \frac{\tan(\theta_i)}{\sqrt{1 + \tan^2(\theta_i)}}
$$
\n(3.19)

we can rewrite the rotation matrix as

$$
R_i = \frac{1}{\sqrt{1 + \tan^2(\theta_i)}} \begin{bmatrix} 1 & -\tan(\theta_i) \\ \tan(\theta_i) & 1 \end{bmatrix}
$$
 (3.20)

If we restrict the values of $tan(\theta_i)$ to be a multiplication by a factor of two, the rotation can be performed using shifts (for the multiplication) and additions. More specifically, we use let $tan(\theta_i) = 2^{-i}$. The rotation then becomes

$$
v_i = K_i \begin{bmatrix} 1 & -2^{-i} \\ 2^{-i} & 1 \end{bmatrix} \begin{bmatrix} x_{i-1} \\ y_{i-1} \end{bmatrix} \tag{3.21}
$$

where

$$
K_i = \frac{1}{\sqrt{1 + 2^{-2i}}} \tag{3.22}
$$

A few things to note here. The 2^{-i} is equivalent to a right shift by i bits, i.e., a division by a power of two. This is essentially just a simple rewiring which does not require any sort of logical resources, i.e., it is essentially "free" to compute in hardware. This is a huge benefit, but it does not come without some drawbacks. First, we are limited to rotate by angles θ such that $tan(\theta_i) = 2^{-i}$. We will show that this is not much of a problem. Second, we are only showing rotation in one direction; the CORDIC requires the ability to rotation by $\pm\theta$. This is simple to correct by adding in σ which can have a value of 1 or -1, which corresponds to performing a positive or negative rotation. We can have a different σ_i at every iteration/rotation. Thus the rotation operation generalizes to

$$
v_i = K_i \begin{bmatrix} 1 & -\sigma_i 2^{-i} \\ \sigma_i 2^{-i} & 1 \end{bmatrix} \begin{bmatrix} x_{i-1} \\ y_{i-1} \end{bmatrix} \tag{3.23}
$$

Finally, the rotation requires a multiplication by K_i . K_i is typically ignored in the iterative process and then adjusted for after the series of rotations is completed. The cumulative scaling factor is

$$
K(n) = \prod_{i=0}^{n-1} K_i = \prod_{i=0}^{n-1} \frac{1}{\sqrt{1+2^{-2i}}} \tag{3.24}
$$

and

$$
K = \lim_{n \to \infty} K(n) \approx 0.6072529350088812561694 \tag{3.25}
$$

The scaling factors for different iterations can be calculated in advance and stored in a table. If we always perform a fixed number of rotations, this is simply one constant. This correction could also be made in advance by scaling v_0 appropriately before performing the rotations. Sometimes it is ok to ignore this scaling, which results in a processing gain

$$
A = \frac{1}{K} = \lim_{n \to \infty} \prod_{i=0}^{n-1} \sqrt{1 + 2^{-2i}} \approx 1.64676025812107
$$
 (3.26)

At each iteration, we need to know the angle θ_i of the rotation that was just performed. This is derived as $\theta_i = \arctan 2^{-i}$. We can precompute these values for each value of i, store them in an on-chip memory, and use them as a lookup table. Additionally, we have a control decision that determines whether the rotation is clockwise or counterclockwise, i.e., we must determine if σ is 1 or −1. This decision depends on the desired CORDIC mode. For example, for calculating $\cos \phi$ and $\sin \phi$, we keep a running sum of the cumulative angle that we have rotated so far. We compare this to the target angle ϕ and perform a positive rotation if our current angle is less than ϕ and a negative rotation is our current angle is greater than ϕ .

Table [3.1](#page-62-0) provides the statistics for the first seven iterations of a CORDIC. The first row is the "zeroth" rotation (i.e., when $i = 0$), which is a 45° rotation. It performs a scaling of the vector by a factor of 1.41421. The second row does a rotation by $2^{-1} = 0.5$. This results in a rotation by $\theta = \arctan 2^{-1} = 26.565^{\circ}$. This rotation scales the vector by 1.11803. The CORDIC gain is the overall scaling of the vector. In this case, it is the scaling factor of the first two rotations, i.e., $1.58114 = 1.41421 \cdot 1.11803$. This process continues by incrementing i which results in smaller and smaller rotating angles and scaling factors. Note that the CORDIC gain starts to stabilize to ≈ 1.64676025812107 as described in Equation [3.26.](#page-61-0) Also, note as the angles get smaller, they have less effect on the most significant digits.

Describe the effect of the ith iteration on the precision of the results? That is, what bits does it change? How does more iterations change the precision of the final result, i.e., how do the values of $\sin \phi$ and $\cos \phi$ change as the CORDIC performs more iterations?

Table 3.1: The rotating angle, scaling factor, and CORDIC gain for the first seven iterations of a CORDIC. Note that the angle decreases by approximately half each time. The scaling factor indicates how much the length the the vector increases during that rotation. The CORDIC gain is the overall increase in the length of the vector which is the product of all of the scaling factors for the current and previous rotations.

3.3 Calculating Sine and Cosine

Now we describe more precisely our running example of using a CORDIC to calculate the sine and cosine of some given angle ϕ . In order to do this, we start with a vector on the positive x-axis (i.e., with an initial angle of 0°) and perform a series of rotations until we are approximately at the given angle ϕ . Then we can simply read the x and y values of the resulting rotated vector to get the values $\cos \phi$ and $\sin \phi$, respectively. This assumes that the amplitude of the final vector is equal to 1, which as you will see is not too difficult to achieve.

Let us illustrate this with an example: calculating $\cos 60°$ and $\sin 60°$, i.e., $\phi = 60°$. This process is depicted graphically in Figure [3.2.](#page-63-0) Here we perform five rotations in order to give a final vector with an angle approximately equal to 60° . Our initial vector has a 0° angle, i.e., it starts on the positive x-axis. The first rotation corresponds to $i = 0$ which has a 45[°] angle (see Table [3.1\)](#page-62-0). Since we want to get to 60° , we rotate in the positive direction. The resulting rotated vector has a 45◦ angle; also note that its amplitude is scaled by approximately 1.414. Now, we move on to $i = 1$. As we wish to get to a 60° angle, we rotate again in the positive direction. This rotation results in a vector that has an angle of $45^\circ + 26.565^\circ = 71.565^\circ$ and is scaled by a factor of 1.118; the total scaling resulting from the two rotations is $1.414 \times 1.118 = 1.581$. This is the CORDIC gain. Moving on to $i = 2$, we now determine that our current angle is larger than the 60 \degree target, so we rotate by a negative angle resulting in a vector with a 57.529◦ angle and scaled by a factor of 1.630. This process continues by rotating the vector with incrementally larger i values, resulting in smaller and smaller rotations that will eventually (approximately) reach the desired angle. Also, note that the CORDIC gain begins to stabilize as the number of rotation increases.

After we perform a sufficient number of rotations, which is a function of the desired accuracy, we get a vector with an angle close to the desired input angle. The x and y values of that vector

Figure 3.2: Calculating cos 60◦ and sin 60◦ using the CORDIC algorithm. Five rotations are performed using incrementally larger i values $(0,1,2,3,4)$. The result is a vector with an angle of 61.078 $^{\circ}$. The corresponding x and y values of that vector give the approximate desired cosine and sine values.

correspond to approximately $A_R \cos 60^\circ$ and $A_R \sin 60^\circ$, which is exactly what we want if $A_R = 1$. Since we typically know a priori the number of rotations that we will perform, we can insure that $A_R = 1$ by setting the magnitude of the initial vector to the reciprocal of the CORDIC gain. In the case of our example, assuming that we perform five rotations as shown in Figure [3.2,](#page-63-0) this value is $1.64649^{-1} = 0.60735$ (the reciprocal of the CORDIC gain when $i = 5$; see Table [3.1\)](#page-62-0). We can easily set the amplitude of the initial vector by starting at a vector (0.60735, 0).

How would the answer change if we performed one more rotation? How about two (three, four, etc.) more rotations? What is the accuracy (e.g., compared to MATLAB implementation) as we perform more rotations? How many rotations do you think is sufficient in the general case?

Is it possible to get worse accuracy by performing more rotations? Provide an example when this would occur.

Figure [3.3](#page-64-0) provides code that implements sine and cosine calculation using the CORDIC algorithm. It takes as input a target angle, and outputs the sine and cosine values corresponding to that angle. The code uses an array cordic phase as a lookup table that holds the angle of rotation for each iteration. This corresponds to the values in the "Rotating Angle" column in Table [3.1.](#page-62-0) We assume that the cordic.h file defines the different data types (i.e., COS SIN TYPE and THETA TYPE) and sets NUM ITERATIONS to some constant value. The data types can be changed to different fixed $//$ The file cordic.h holds definitions for the data types and constant values #include "cordic.h"

 $\sqrt{2}$ The cordic_phase array holds the angle for the current rotation // cordic_phase $[0] =$ 0.785 // cordic_phase $[1] =$ \degree 0.463

void cordic(THETA_TYPE theta, COS_SIN_TYPE &s, COS_SIN_TYPE &c)

$\left\{ \right.$

 $\sqrt{2}$ Set the initial vector that we will rotate // current_cos = I; current_sin = Q COS _SIN_TYPE current_cos = 0.60735 ; COS _SIN_TYPE current_sin = 0.0;

```
COS SIN_TYPE factor = 1.0;
```
// This loop iteratively rotates the initial vector to find the $//$ sine and cosine values corresponding to the input theta angle for (int $j = 0$; $j <$ NUM ITERATIONS; $j++$) { $//$ Determine if we are rotating by a positive or negative angle **int** sigma = (theta < 0) ? -1 : 1;

// Multiply previous iteration by $2^(-j)$ COS SIN TYPE cos shift = current cos $*$ sigma $*$ factor; COS SIN_TYPE sin_shift = current_sin $*$ sigma $*$ factor;

```
// Perform the rotation
current_{cos} = current_{cos} - sin_{shift};
current\_sin = current\_sin + cos\_shift;
```

```
// Determine the new theta
theta = theta – sigma * cordic phase[j];
```

```
factor = factor / 2;
```

```
// Set the final sine and cosine values
s = current\_sin; c = current\_cos;
```

```
}
```
}

Figure 3.3: CORDIC code implementing the sine and cosine of a given angle.

Figure 3.4: The figure shows a two-dimensional plane and a vector represented in both the Cartesian form (x, y) and the polar form (r, θ) and provides the relationship between those two coordinate systems.

or floating point types, and NUM ITERATIONS set depending on our desired accuracy, area, and throughput.

This code is close to a "software" version. It can be optimized in many ways to increase its performance and reduce its area. We will discuss how to optimize this code later in the chapter.

3.4 Cartesian to Polar Conversion

With some modifications, the CORDIC can perform other functions. For example, it can convert between Cartesian and polar representations; we describe that in more detail in this section. The CORDIC can also do many other functions, which we will leave as an exercise to the reader.

A two-dimensional vector v can be represented using a Cartesian coordinate system (x, y) or in the polar coordinate system (r, θ) where r is the radial coordinate (length of the vector) and θ is the angular coordinate. Both of these coordinate systems have their benefits and drawbacks. For example, if we want to do a rotation, then it is easier to think about the polar form while a linear transform is more easily described using the Cartesian system.

The relationship between these coordinates is shown in the following equations:

$$
x = r \cos \theta \tag{3.27}
$$

$$
y = r\sin\theta\tag{3.28}
$$

$$
r = \sqrt{x^2 + y^2} \tag{3.29}
$$

$$
\theta = \operatorname{atan2}(y, x) \tag{3.30}
$$

where atan2 is a common variation on the arctangent function defined as

$$
\text{atan2}(y,x) = \begin{cases}\n\arctan(\frac{y}{x}) & \text{if } x > 0 \\
\arctan(\frac{y}{x}) + \pi & \text{if } x < 0 \text{ and } y \ge 0 \\
\arctan(\frac{y}{x}) - \pi & \text{if } x < 0 \text{ and } y < 0 \\
\frac{\pi}{2} & \text{if } x = 0 \text{ and } y > 0 \\
-\frac{\pi}{2} & \text{if } x = 0 \text{ and } y < 0 \\
\text{undefined} & \text{if } x = 0 \text{ and } y = 0\n\end{cases} \tag{3.31}
$$

This provides a way to translate between the two coordinate systems. However, these operations are not easy to implement in hardware. For example, sine, cosine, square root, and arctan are not simple operations and they require significant amount of resources. But we can use the CORDIC to perform these operations using a series of simple iterative rotation operations.

Given a number in Cartesian form (x, y) , we can calculates its radial and amplitude coordinate (i.e., convert it to polar form) using the CORDIC. To do this, we rotate the given Cartesian number to $0°$. Once this rotation is complete, the amplitude is the x value of the final rotated vector. To determine the radial coordinate, we simply keep track of the cumulative angle of the rotations that the CORDIC performs. The angles of the rotating vector (for $i = 0, 1, 2, 3, \ldots$) are known and can be stored in a lookup table as done for calculating sine/cosine. Therefore, we simply need to keep track of the total rotation angle by performing an addition or subtraction of these angles, which depends on the direction of rotation.

The algorithm is similar to that of calculating the sine and cosine of a given angle. We perform a set of rotations with increasing values of i such that the final vector resides on (close to) the positive x-axis (i.e., an angle of 0°). This can be done using positive or negative rotations which is predicated on the y value of the vector whose amplitude and phase we wish to determine.

The first step of the algorithm performs a rotation to get the initial vector into either Quadrant I or IV. This rotates the vector by $\pm 90^\circ$ depending on the sign of the y value of the initial vector. If the y value is positive, we know that we are in either Quadrant I or II. A rotation by $-90°$ will put us into Quadrant IV or I, respectively. Once we are in either of those quadrants, we can guarantee that we will be able to asymptotically approach the target 0◦ angle. If we are in Quadrant III or IV, the y value of the initial vector will be negative. And a rotation by $90°$ will put us into Quadrant IV or I, respectively. Recall that a $\pm 90^\circ$ rotation is done by negating either the x or y values of the vector and then swapping those values. The concept of these $\pm 90^\circ$ is shown in Figure [3.5.](#page-67-0)

There is an issue with the final radial value of the rotated vector; its magnitude is not the same as the initial magnitude before the rotations; it is scaled by the CORDIC gain. One could calculate the precise radial value of the vector by multiplying by the reciprocal of the appropriate CORDIC gain (approximately $1/1.647 = 0.607$ $1/1.647 = 0.607$)¹. However, this defeats the purpose of having a CORDIC, which eliminates the need for costly multiplication. And unfortunately this multiplication cannot be performed trivially using shifts and adds. Fortunately, this factor is often not important. e.g., in amplitude shift keying used in modulation in wireless communications, you only need to know a relative magnitude. Or in other times, this amplitude gain can be compensated by other parts of the system.

¹Recall that the CORDIC gain is a function of the number of rotations as show in Table [3.1.](#page-62-0)

Figure 3.5: The first step in performing a Cartesian to polar conversion is to perform a rotation by ±90° in order to get the initial vector into either Quadrant I or IV. Once it is in either of these two quadrants, subsequent rotations will allow the vector to reach a final angle of 0°. At this point, the radial value of the initial vector is the x value of the final rotated vector and the phase of the initial vector is the summation of all the angles that the CORDIC performed. Parts a) and b) show an example with the initial y value is positive, which means that the vector resides in either Quadrant I or II. Rotating by −90◦ puts them into the appropriate quadrant. Parts c) and d) show a similar situation when the y value of the initial vector is negative. Here we wish to rotate by 90° to get the vector into Quadrant I or IV.

3.5 Number Representation

The cordic function uses currently uses common types for the variables. For example, the variable sigma is defined as an **int** and other variables are defined to use custom data types (e.g., THETA TYPE and COS SIN TYPE). It is sometimes convenient to think that such types represent arbitrary numbers, when in actuality they don't. In practice, it's digital representation of numbers has a huge impact on the complexity of the logic to compute with those numbers. In many cases, HLS tools are able to optimize the representation of each value to simplify the generated hardware. For instance, in Figure [3.3,](#page-64-0) the variable sigma is restricted to be either 1 or -1 . Even though the variable is declared as an int type of at least 32 bits, many fewer bits can be used to implement the variable without changing the behavior of the program. In other cases, particularly function inputs, memories, and variables that appear in recurrences, the representation cannot be automatically optimized. In these cases, modifying the code to use smaller datatypes is a key optimization to avoid unnecessary resource usage.

Although reducing the size of variables is generally a good idea, this optimization can change the behavior of the program. A data type with fewer number of bits will not be able to express as much information as a data type with more bits and no finite binary representation which can represent all real numbers with infinite accuracy. Fortunately, as designers we can pick numeric representations that are tuned to accuracy requirements of particular applications and tradeoff between accuracy, resource usage, and performance.

Before discussing these number representation optimizations further using our cordic function, we first give a background on number representation. We provide the basics, as this is important in understand the data type specific representations provided by Vivado[®] HLS. The next section starts with a fundamental background on number representation, and then proceeds to discuss the arbitrary precision variables available in Vivado® HLS.

3.5.1 Binary and Hexadecimal Numbers

Computers and FPGAs typically represent numbers using binary representation, which enables numbers to be efficiently represented using on-off signals called binary digits, or simply bits. Binary numbers work in most ways like normal decimal numbers, but can often be the cause of confusing errors if you are not familiar with how they work. This is particularly true in many embedded systems and FPGAs where minimizing the number of bits used to represent variables can greatly increase the overall performance or efficiency of a system. In this section, we will summarize binary arithmetic and the basic ways that computers represent numbers.

Many readers may already be familiar with these ideas. In that case, you may skim these sections or skip them entirely. We do suggest that look at Section [3.5.5](#page-74-0) as this provides information specific to Vivado® HLS on how to declare arbitrary data types. This is a key idea for optimizing the number representation of the cordic function and any HLS code.

When we write a normal integer, such as 4062 , what we really mean is implicitly $(4 * 1000) +$ $(0 * 100) + (6 * 10) + (2 * 1) = 4062$, or written in columns:

A binary number is similar, except instead of using digits from zero to nine and powers of ten, we use numbers from zero to one and powers of 2:

since $(1 * 8) + (0 * 4) + (1 * 2) + (1 * 1) = 11$. To avoid ambiguity, binary numbers are often prefixed with "0b". This makes it obvious that $0b1011$ is the number decimal 11 and not the number 1011. The bit associated with the highest power of two is the most significant bit, and the bit associated with the lowest power of two is the *least significant bit*.

Hexadecimal numbers use the digits representing numbers from zero to 15 and powers of 16:

$$
\frac{16^3}{8} \quad \frac{16^2}{0} \quad \frac{16^1}{3} \quad \frac{16^0}{15} \quad \frac{\text{unsigned}}{15 \quad \text{= } 32831}
$$

In order to avoid ambiguity, the digits from 10 to 15 are represented by the letters "A" through "F", and hexadecimal numbers are prefixed with "0x". So the number above would normally be written in C code as 0x803F.

Note that binary representation can also represent fractional numbers, usually called *fixed-point* numbers, by simply extending the pattern to include negative exponents, so that "0b1011.01" is equivalent to:

$$
\begin{array}{c|cccc}\n2^3 & 2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} & \text{unsigned} \\
\hline\n1 & 0 & 1 & 1 & 0 & 1 & = 11.25\n\end{array}
$$

since $8 + 2 + 1 + \frac{1}{4} = 11.25$. Unfortunately, the C standard doesn't provide a way of specifying constants in binary representation, although gcc and many other compilers allow integer constants (without a decimal point) to be specified with the "0b" prefix. The C99 standard does provide a way to describe floating-point constants with hexadecimal digits and a decimal exponent, however. Note that the decimal exponent is required, even if it is zero.

float $p1 = 0 \times B.4p0$; // Initialize p1 to "11.25" float $p2 = 0 \times B4p-4$; // Initialize p2 to "11.25"

Notice that in general, it is only necessary to write non-zero digits and any digits not shown can be assumed to be zero without changing the represented value of an unsigned number. As a result, it is easy to represent the same value with more digits: simply add as many zero digits as necessary. This process is often called *zero-extension*. Note that each additional digit increases the amount of numbers that can be represented. Adding an additional bit to a binary number doubles the amount of numbers that can be represented, while an additional hexadecimal digit increases the amount of numbers by a factor of 16.

$$
\begin{array}{c|ccccccccc}\n2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} & 2^{-3} & 2^{-4} & \text{unsigned} \\
\hline\n0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & = 11.25\n\end{array}
$$

Note that it is possible to have any number of bits in a binary number, not just 8, 16, or 32. SystemC [\[8\]](#page-250-2), for instance, defines several template classes for handling arbitrary precision integers and fixed-point numbers (including $sc-int < >$, $sc_uint < >$, $sc_bigint < >$, $sc_ubight < >$, sc fixed $\langle \rangle$, and sc ufixed $\langle \rangle$). These classes can be commonly used in HLS tools, although they were originally defined for system modeling and not necessarily synthesis. Vivado[®] HLS, for instance, includes similar template classes ($ap_int \llgt;$, $ap_uint \llgt;$, $ap_fixed \llgtgt;$, and $ap_ufixed \llgtgt;$) that typically work better than the SystemC template classes, both in simulation and synthesis.

Arbitrary precision numbers are even well defined (although not terribly useful) with zero digits. List all the numbers that are representable with zero digits.

3.5.2 Negative numbers

Negative numbers are slightly more complicated than positive numbers, partly because there are several common ways to do it. One simple way is represent negative numbers with a sign bit, often called signed-magnitude representation. This representation just includes an additional bit to the front of the number to indicate whether it is signed or not. One somewhat odd thing about signed-magnitude representation is that there is more than one way to represent zero. This tends to make even apparently simple operations, like operator $==($), more complex to implement.

Another way to represent negative numbers is with *biased* representation. This representation adds a constant offset (usually equal in magnitude to the value of the largest bit) to the value, which are otherwise treated as positive numbers:

However by far the most common technique for implementing negative numbers is known as two's complement. In two's complement representation, the most significant bit represents the sign of the number (as in signed-magnitude representation), and also whether or not an offset is applied. One way of thinking about this situation is that the high order bit represents a negative contribution to the overall number.

One significant difference between unsigned numbers and two's complement numbers is that we need to know exactly how many bits are used to represent the number, since the most significant bit is treated differently than the remaining bits. Furthermore, when widening a signed two's complement number with more bits, the sign bit is replicated to all the new most significant bits. This process is normally called *sign-extension*. For the rest of the book, we will generally assume that all signed numbers are represented in two's complement unless otherwise mentioned.

What is the largest positive number representable with N bits in two's complement? What is the largest negative number?

Given a positive number x, how can you find the two's complement representation of $-x$? What is -0 in two's complement? if x is the largest negative number representable with N bits in two's complement, what is $-x$?

3.5.3 Overflow, Underflow, and Rounding

Overflow occurs when a number is larger than the largest number that can be represented in a given number of bits. Similarly, underflow occurs when a number is smaller than the smallest number that can be represented. One common way of handling overflow or underflow is to simply drop the most significant bits of the original number, often called *wrapping*.

Handling overflow and underflow by wrapping two's complement numbers can even cause a positive number to become negative, or a negative number to become positive.

Similarly, when a number cannot be represented precisely in a given number of fractional bits, it is necessary to apply rounding. Again, there are several common ways to round numbers. The simplest way is to just drop the extra fractional bits, which tends to result in numbers that are more negative. This method of rounding is often called *rounding down* or *rounding to negative infinity*. When rounding down to the nearest integer, this corresponds to the floor() function, although it's possible to round to other bit positions as well.

It is also possible to handle rounding in other similar ways which force rounding to a more positive numbers (called rounding up or rounding to positive infinity and corresponding to the ceil() function), to smaller absolute values (called rounding to zero and corresponding to the trunc() function), or to larger absolute values (called rounding away from zero or rounding to *infinity* and corresponding to the round() function)). None of these operations always minimizes the error caused by rounding, however. A better approach is called *rounding to nearest even*, convergent rounding, or banker's rounding and is implemented in the lrint() function. As you might expect, this approach to rounding always picks the nearest representable number. In addition, If there are two numbers equally distant, then the even one is always picked. An arbitrary-precision number is even if the last digit is zero. This approach is the default handling of rounding with IEEE floating point, as it not only minimizes rounding errors but also ensures that the rounding error tends to cancel out when computing sums of random numbers.

3.5.4 Binary arithmetic

Binary addition is very similar to decimal addition, simply align the binary points and add digits, taking care to correctly handle bits carried from one column to the next. Note that the result of adding or subtracting two N-bit numbers generally takes N+1 bits to represent correctly without overflow. The added bit is always an additional most significant bit for fractional numbers

Note that since the result of subtraction can be negative, the 'extra bit' becomes the sign-bit of a two's complement number.

Multiplication for binary numbers also works similarly to familiar decimal multiplication. In general, multiplying 2 N-bit numbers results in a 2*N bit result.

Operations on signed numbers are somewhat more complex because of the sign-bit handling and won't be covered in detail. However, the observations regarding the width of the result still applies: adding or subtracting two N-bit signed numbers results in an N+1-bit result, and Multiplying two N-bit signed numbers results in an 2*N-bit result.

What about division? Can the number of bits necessary to exactly represent the result a division operation of 2 N-bit numbers be computed?

3.5.5 Representing Arbitrary Precision Integers in C and C_{++}

According to the C99 language standard, the precision of many standard types, such as int and long are implementation defined. Although many programs can be written with these types in a way that does not have implementation-defined behavior, many cannot. One small improvement is the inttypes.h header in C99, which defines the types int8 t,int16 t,int32 t, and int64 t representing signed numbers of a given width and the corresponding types $uint8_t,uint16_t,uint32_t,$ and uint64 t representing unsigned numbers. Although these types are defined to have exactly the given bitwidths, they can still be somewhat awkward to use. For instance, even relatively simple programs like the code below can have unexpected behavior.

#include "inttypes.h" uint16_t a $=0\times4000$; uint16_t $b = 0 \times 4000$; // Danger! p depends on sizeof(int) uint32_t $p = a * b$;

Although the values of a and b can be represented in 16 bits and their product (0×10000000) can be represented exactly in 32 bits, the behavior of this code by the conversion rules in C99 is to first convert a and b to type int, compute an integer result, and then to extend the result to 32 bits. Although uncommon, it is correct for a C99 compiler to only have integers with only 16 bits of precision. Furthermore, the C99 standard only defines 4 bitwidths for integer numbers, while FPGA systems often use a wide variety of bitwidths for arithmetic. Also, printing these datatypes using printf() is awkward, requiring the use of additional macros to write portable code. The situation is even worse if we consider a fixed-point arithmetic example. In the code below, we consider a and b to be fixed point numbers, and perform normalization correctly to generate a result in the same format.

#include "inttypes.h"

 $// 4.0$ represented with 12 fractional bits uint16_t a $=0\times4000$; // 4.0 represented with 12 fractional bits. uint16_t $b = 0 \times 4000$; // Danger! p depends on sizeof(int) uint32_t $p = (a * b) >> 12$;

The correct code in both cases requires casting the input variables to the width of the result before multiplying.

#include "inttypes.h" uint16_t a = 0×4000 ; uint16_t $b = 0 \times 4000$; $//$ p is assigned to $0x10000000$ uint32_t $p = (uint32_t)$ a*(uint32_t) b;

 $#$ include "inttypes.h"

// 4.0 represented with 12 fractional bits. uint16_t a = 0×4000 ; // 4.0 represented with 12 fractional bits. uint16_t $b = 0 \times 4000$; $\frac{1}{2}$ p assigned to 16.0 represented with 12 fractional bits uint32_t p = ((uint32_t) a*(uint32_t) b) >> 12;

When using integers to represent fixed-point numbers, it is very important to document the fixed point format used, so that normalization can be performed correctly after multiplication. Usually this is described using "Q" formats that give the number of fractional bits. For instance, "Q15" format uses 15 fractional bits and usually applies to 16 bit signed variables. Such a variable has values in the interval $[-1, 1)$. Similarly "Q31" format uses 31 fractional bits.

For these reasons, it's usually preferable to use $C++$ and the Vivado[®] HLS template classes $ap_int \ll$, $ap_uint \ll$, $ap_fixed \ll$, and $ap_ufixed \ll$ to represent arbitrary precision numbers. The $ap-int < > and ap-unit < > template classes require a single integer template parameter that defines$ their width. Arithmetic functions generally produce a result that is wide enough to contain a correct result, following the rules in section [3.5.4.](#page-73-0) Only if the result is assigned to a narrower bitwidth does overflow or underflow occur.

 $#include$ "ap_int.h" ap_uint<15> a =0x4000; ap_uint < 15 > b = 0x4000; $//$ p is assigned to $0x10000000$. ap_uint $<$ 30 $>$ p $=$ a*b;

The ap fixed $\langle \rangle$ and ap ufixed $\langle \rangle$ template classes are similar, except that they require two integer template arguments that define the overall width (the total number of bits) and the number of integer bits.

 $#include$ "ap_fixed.h" // 4.0 represented with 12 integer bits. ap_ufixed $<$ 15,12 $> a = 4.0$; // 4.0 represented with 12 integer bits. ap_ufixed $<$ 15,12 $>$ b = 4.0; $//$ p is assigned to 16.0 represented with 12 integer bits ap_ufixed $<$ 18,12 $>$ p = a*b;

Note that the $ap_fixed \leq$ and $ap_ufixed \leq$ template classes require the overall width of the number to be positive, but the number of integer bits can be arbitrary. In particular, the number of integer bits can be 0 (indicating a number that is purely fractional) or can be the same as the overall width (indicating a number that has no fractional part). However, the number of integer bits can also be negative or greater than the overall width! What do such formats describe? What are the largest and smallest numbers that can be represented by an ap fixed<8,−3>? ap fixed<8,12>?

3.5.6 Floating Point

Vivado® HLS can also synthesize floating point calculations. Floating point numbers provide a large amount of precision, but this comes at a cost; it requires significant amount of computation which in turn translates to a large amount of resource usage and many cycles of latency. Thus, floating point numbers should be avoided unless absolutely necessary as dictated by the accuracy requirements application. In fact, the primary goal of this chapter is to allow the reader to understand how to effectively move from floating point to fixed point representations. Unfortunately, this is often a non-trivial task and there are not many good standard methods to automatically perform this translation. This is partially due to the fact that moving to fixed point will reduce the accuracy of the application and this tradeoff is best left to the designer.

The standard technique for high-level synthesis starts with a floating point representation during the initial development of the application. This allows the designer to focus on getting a functionally correct implementation. Once that is achieved, then she can move optimizing the number representation in order to reduce the resource usage and/or increase the performance.

Change all of the variables in the CORDIC from float to int. How does this effect the resource usage? How does it change the latency? How about the throughput? Does the accuracy change?

3.6 Cordic Optimizations

In this section, we provide some brief thoughts and suggestions on the best way to optimize the CORDIC function. We focus on how the different optimizations change the precision of the result while providing the ability tradeoff between throughput, precision, and area.

One important decision when implementing the CORDIC function is to select the type used to represent angles and the results. While the original code can operate with either floating-point types, e.g. float, and fixed-point types, CORDIC is most commonly used with fixed-point types with the specific goal of eliminating multipliers. When efficient means of multiplication are available, other methods for computing trigonometric functions are often preferred. Looking at the original code in Figure [3.3,](#page-64-0) it contains several multiply operators related to the sigma and factor variables. By restricting the code to only work with fixed-point types we can remove these multiplications, converting them into shifts and adds. Code that does this is shown in Figure [3.6.](#page-77-0)

How do the area, throughput, and precision of the sine and cosine results change as you vary the data type? Do you see a significant difference when THETA TYPE and COS SIN TYPE are floating point types vs. ap fixed $\langle \rangle$ types? What about using the code from Figure [3.3](#page-64-0) and Figure [3.6?](#page-77-0)

Ultimately, CORDIC produces an approximation. The error on that approximation generally decreases as the number of iterations increases. This corresponds to the number of times that we execute the for loop in the cordic function, which is set by NUM_ITERATIONS. Even if we perform a very large number of iterations, we may still have an approximation. One reason for this is that we may approach but never exactly match the desired target angle. We can, however, tune precision by choosing to perform greater or fewer iterations. All that needs to change in the algorithm is to $\sqrt{2}$ The file cordic.h holds definitions for the data types and constant values #include "cordic.h"

 $//$ The cordic_phase array holds the angle for the current rotation // cordic_phase[0] $=$ \degree 0.785 // cordic_phase $[1] = 0.463$

void cordic(THETA_TYPE theta, COS_SIN_TYPE &s, COS_SIN_TYPE &c)

 $\frac{1}{2}$ Set the initial vector that we will rotate // current_cos = I; current_sin = Q COS _SIN_TYPE current_cos = 0.60735 ; COS _SIN_TYPE current_sin = 0.0;

```
// This loop iteratively rotates the initial vector to find the
// sine and cosine values corresponding to the input theta angle
for (int j = 0; j < NUM ITERATIONS; j++) {
    // Multiply previous iteration by 2^(-i). This is equivalent to
    // a right shift by j on a fixed−point number.
    COS_SIN_TYPE cos_shift = current_cos >> j;
    COS SIN_TYPE sin shift = current sin >> j;
```

```
\sqrt{\frac{1}{2}} Determine if we are rotating by a positive or negative angle
if(theta >= 0) {
     // Perform the rotation
     current_{cos} = current_{cos} - sin_{shift};
```

```
current_s = current sin + cos_s shift;
```

```
// Determine the new theta
    theta = theta - cordic_phase[j];
\} else \{// Perform the rotation
    current\_cos = current\_cos + sin\_shift;current_sin = current_sin - cos_sshift;
```

```
// Determine the new theta
        theta = theta + cordic_phase[j];
    }
}
```

```
// Set the final sine and cosine values
s = current \sin; c = current \cos;
```

```
}
```
 $\{$

Figure 3.6: Fixed-point CORDIC code implementing the sine and cosine of a given angle.

modify the value of NUM ITERATIONS. The choice of NUM ITERATIONS depends on the number of digits of precision required by application using this CORDIC core.

How does the constant NUM ITERATIONS affect the area, throughput, and precision? How does this affect the initial values of current cos and current sin? Do you need to modify the array cordic phase? Can you optimize the data types depending on the value of NUM ITERATIONS?

Ultimately, most applications imply requirements on the precision of the final result and a designer must determine how to build the best circuit given particular precision requirements. To achieve a given precision in the final result, what value of NUM ITERATIONS and what data types are required?

The computations in the *for* loop occupy most of the overall time. How do you best perform code transforms and/or use pragmas to optimize it?

The current code assumes that the given angle is between $\pm 90^\circ$. Can you add code to allow it to handle any angle between $\pm 180^\circ$?

3.7 Conclusion

In this chapter, we looked the Coordinate Rotation DIgital Computer (CORDIC) method for calculating trigonometric and hyperbolic functions based on vector rotations. We start with a background on the computation being performed by the CORDIC method. In particular, we focus on how to use the CORDIC method to calculate the sine and cosine values for a given angle. Additionally, we discuss how the same CORDIC method can be used to determine the amplitude and phase of a given complex number.

After this, we focus on the optimizations that can be done on the CORDIC method. Since it is an iterative method, there are fundamental tradeoffs between the number of iterations that are performed and the precision and accuracy of the resulting computation. We discuss how to reduce the precision/accuracy and get savings in FPGA resource usage and increases in performance.

We introduce the notion of using custom arbitrary data types for the variables in our cordic function. This provides another method to reduce the latency, increase the throughput, and minimize the area while changing the precision of the intermediate and final results. Vivado[®] HLS provides a method to specifically generate a large number of data types. We provide a background on number representation and introduce these custom data types.

In general, there is a complex relationship between precision, resource utilization, and performance. We touch on some of these tradeoffs, and provide some insights on how to best optimize the cordic function. We leave many of the optimizations as well as the analysis of these tradeoffs, as an exercise to the reader.

Chapter 4

Discrete Fourier Transform

The [Discrete Fourier Transform \(DFT\)](#page-260-0) plays a fundamental role in digital signal processing systems. It is a method to change a discrete signal in the time domain to the same signal in the frequency domain. By describing the signal as the sum of sinusoids, we can more easily compute some functions on the signal, e.g., filtering and other linear time invariant functions. Therefore, it plays an important role in many wireless communications, image processing, and other digital signal processing applications.

This chapter provides an introduction to the [DFT](#page-260-0) with a focus on its optimization for an FPGA implementation. At its core, the [DFT](#page-260-0) performs a matrix-vector multiplication where the matrix is a fixed set of coefficients. The initial optimizations in Chapter [4.6](#page-96-0) treat the [DFT](#page-260-0) operation as a simplified matrix-vector multiplication. Then, Chapter [4.6](#page-96-0) introduces a complete implementation of the [DFT](#page-260-0) in Vivado[®] HLS code. Additionally, we describe how to best optimize the DFT computation to increase the throughput. We focus our optimization efforts on array partitioning optimizations in Chapter [4.5.](#page-90-0)

There is a lot of math in the first two sections of this chapter. This may seem superfluous, but is necessary to fully comprehend the code restructuring optimizations, particularly for understanding the computational symmetries that are utilized by the [Fast Fourier Transform \(FFT\)](#page-260-1) in the next chapter. That being said, if you are more interested in the HLS optimizations, you can skip to Chapter [4.6.](#page-96-0)

4.1 Fourier Series

In order to explain the discrete Fourier transform, we must first understand the Fourier series. The Fourier series provides an alternative way to look at a real valued, continuous, periodic signal where the signal runs over one period from $-\pi$ to π . The seminal result from Jean Baptiste Joseph Fourier states that any continuous, periodic signal over a period of 2π can be represented by a sum of cosines and sines with a period of 2π . Formally, the Fourier Series is given as

$$
f(t) \sim \frac{a_0}{2} + a_1 \cos(t) + a_2 \cos(2t) + a_3 \cos(3t) + \dots
$$

\n
$$
+b_1 \sin(t) + b_2 \sin(2t) + b_3 \sin(3t) + \dots
$$

\n
$$
\sim \frac{a_0}{2} + \sum_{n=1}^{\infty} (a_n \cos(nt) + b_n \sin(nt))
$$
\n(4.1)

where the coefficients a_0, a_1, \ldots and b_1, b_2, \ldots are computed as

$$
a_0 = \frac{1}{\pi} \int_{-\pi}^{\pi} f(t) dt \n a_n = \frac{1}{\pi} \int_{-\pi}^{\pi} f(t) \cos(nt) dt \n b_n = \frac{1}{\pi} \int_{-\pi}^{\pi} f(t) \sin(nt) dt
$$
\n(4.2)

There are several things to note. First, the coefficients $a_0, a_1, a_2, \ldots, b_1, b_2, \ldots$ in Equation [4.2](#page-81-0) are called the Fourier coefficients. The coefficient a_0 is often called the *direct current* (DC) term (a reference to early electrical current analysis), the $n = 1$ frequency is called the fundamental, while the other frequencies ($n \geq 2$) are called higher harmonics. The notions of fundamental and harmonic frequencies originate from acoustics and music. Second, the function f , and the cos() and $\sin()$ functions all have a period of 2π ; changing this period to some other value is straightforward as we will show shortly. The DC value a_0 is equivalent to the coefficient of $cos(0 \cdot t) = 1$, hence the use of symbol a. The b_0 value is not needed since $sin(0 \cdot t) = 0$. Finally, the relation between the function f and its Fourier series is approximate in some cases when there are discontinuities in f (known as Gibbs phenomenon). This is a minor issue, and only relevant for the Fourier series, and not other Fourier Transforms. Therefore, going forward we will disregard this "approximation" (∼) for "equality" $(=)$.

Representing functions that are periodic on something other than π requires a simple change in variables. Assume a function is periodic on $[-L, L]$ rather than $[-\pi, \pi]$. Let

$$
t \equiv \frac{\pi t'}{L} \tag{4.3}
$$

and

$$
dt = \frac{\pi dt'}{L} \tag{4.4}
$$

which is a simple linear translation from the old $[-\pi, \pi]$ interval to the desired $[-L, L]$ interval. Solving for t' and substituting $t' = \frac{Lt}{\pi}$ $\frac{Lt}{\pi}$ into Equation [4.1](#page-80-0) gives

$$
f(t') = \frac{a_0}{2} + \sum_{n=1}^{\infty} (a_n \cos(\frac{n\pi t'}{L}) + b_n \sin(\frac{n\pi t'}{L}))
$$
\n(4.5)

Solving for the a and b coefficients is similar:

$$
a_0 = \frac{1}{L} \int_{-L}^{L} f(t') dt' \n a_n = \frac{1}{L} \int_{-L}^{L} f(t') \cos(\frac{n\pi t'}{L}) dt' \n b_n = \frac{1}{L} \int_{-L}^{L} f(t') \sin(\frac{n\pi t'}{L}) dt' \n \tag{4.6}
$$

We can use Euler's formula $e^{jnt} = \cos(nt) + j\sin(nt)$ to give a more concise formulation

$$
f(t) = \sum_{n = -\infty}^{\infty} c_n e^{jnt}.
$$
\n(4.7)

In this case, the Fourier coefficients c_n are a complex exponential given by

$$
c_n = \frac{1}{2\pi} \int_{-\pi}^{\pi} f(t)e^{-jnt}dt
$$
\n(4.8)

which assumes that $f(t)$ is a periodic function with a period of 2π , i.e., this equation is equivalent to Equation [4.1.](#page-80-0)

The Fourier coefficients a_n , b_n , and c_n are related as

$$
a_n = c_n + c_{-n} \text{ for } n = 0, 1, 2, ...
$$

\n
$$
b_n = j(c_n - c_{-n}) \text{ for } n = 1, 2, ...
$$

\n
$$
c_n = \begin{cases} \frac{1}{2}(a_n - jb_n) & n > 0 \\ \frac{1}{2}a_0 & n = 0 \\ \frac{1}{2}(a_{-n} + jb_{-n}) & n < 0 \end{cases}
$$
\n(4.9)

Note that the equations for deriving a_n , b_n , and c_n introduce the notion of a "negative" frequency. While this physically does not make much sense, mathematically we can think about as a "negative" rotation on the complex plane. A "positive" frequency indicates that the complex number rotates in a counterclockwise direction in the complex plane. A negative frequency simply means that we are rotating in the opposite (clockwise) direction on the complex plane.

This idea is further illustrated by the relationship of cosine, sine, and the complex exponential. Cosine can be viewed as the real part of the complex exponential and it can also be derived as the sum of two complex exponentials – one with a positive frequency and the other with a negative frequency as shown in Equation [4.10.](#page-82-0)

$$
\cos(x) = \text{Re}\{e^{jx}\} = \frac{e^{jx} + e^{-jx}}{2}
$$
\n(4.10)

The relationship between sine and the complex exponential is similar as shown in Equation [4.11.](#page-82-1) Here we subtract the negative frequency and divide by $2j$.

$$
\sin(x) = \text{Im}\{e^{jx}\} = \frac{e^{jx} - e^{-jx}}{2j} \tag{4.11}
$$

Both of these relationships can be visualized as vectors in the complex plane as shown in Figure [4.1.](#page-83-0) Part a) shows the cosine derivation. Here we add the two complex vectors e^{jx} and e^{-jx} . Note that the sum of these two vectors results in a vector on the real (in-phase or I) axis. The magnitude of that vector is $2\cos(x)$. Thus, by dividing the sum of these two complex exponentials by 2, we get the value $cos(x)$ as shown in Equation [4.10.](#page-82-0) Figure [4.1](#page-83-0) b) shows the similar derivation for sine. Here we are adding the complex vectors e^{jx} and $-e^{-jx}$. The result of this is a vector on the imaginary (quadrature or Q) axis with a magnitude of $2j\sin(x)$. Therefore, we must divide by $2j$ in order to get $sin(x)$. Therefore, this validates the relationship as described in Equation [4.11.](#page-82-1)

4.2 [DFT](#page-260-0) Background

The previous section provided a mathematical foundation for the Fourier series, which works on signals that are continuous and periodic. The Discrete Fourier Transform requires discrete periodic signals. The [DFT](#page-260-0) converts a finite number of equally spaced samples into a finite number of complex sinusoids. In other words, it converts a sampled function from one domain (most often the time domain) to the frequency domain. The frequencies of the complex sinusoids are integer multiples of the *fundamental frequency* which is defined as the frequency related to the sampling period of the input function. Perhaps the most important consequence of the discrete and periodic signal is that it can be represented by a finite set of numbers. Thus, a digital system can be used to implement the [DFT.](#page-260-0)

The [DFT](#page-260-0) works on input functions that uses both real and complex numbers. Intuitively, it is easier to first understand how the real [DFT](#page-260-0) works, so we will ignore complex numbers for the time being and start with real signals in order to gain ease into the mathematics a bit.

Figure 4.1: A visualization of the relationship between the cosine, sine, and the complex exponential. Part a) shows the sum of two complex vectors, e^{jx} and e^{-jx} . The result of this summation lands exactly on the real axis with the value $2\cos(x)$. Part b) shows a similar summation except this time summing the vectors e^{jx} and $-e^{-jx}$. This summation lands on the imaginary axis with the value $2\sin(x)$.

A quick note on terminology: We use lower case function variables to denote signals in the time domain. Upper case function variables are signals in the frequency domain. We use () for continuous functions and \parallel for discrete functions. For example, $f()$ is a continuous time domain function and $F()$ is its continuous frequency domain representation. Similarly $q[]$ is a discrete function in the time domain and G is that function transformed into the frequency domain.

To start consider Figure [4.2.](#page-84-0) The figure shows on the left a real valued time domain signal g with N samples or points running from 0 to $N-1$. The [DFT](#page-260-0) is performed resulting in the frequency domain signals corresponding to the cosine and sine amplitudes for the various frequencies. These can be viewed as a complex number with the cosine amplitudes corresponding to the real value of the complex number and the sine amplitudes providing the imaginary portion of the complex number. There are $N/2 + 1$ cosine (real) and $N/2 + 1$ sine (imaginary) values. We will call this resulting complex valued frequency domain function G . Note that the number of samples in frequency domain $(N/2 + 1)$ is due to the fact that we are considering a real valued time domain signal; a complex valued time domain signal results in a frequency domain signal with N samples.

An N point [DFT](#page-260-0) can be determined through a $N \times N$ matrix multiplied by a vector of size N,

Figure 4.2: A real valued discrete function $g\|$ in the time domain with N points has a frequency domain representation with $N/2 + 1$ samples. Each of these frequency domain samples has one cosine and one sine amplitude value. Collectively these two amplitude values can be represented by a complex number with the cosine amplitude representing the real part and the sine amplitude the imaginary part.

 $G = S \cdot g$ where

$$
S = \begin{bmatrix} 1 & 1 & 1 & \cdots & 1 \\ 1 & s & s^2 & \cdots & s^{N-1} \\ 1 & s^2 & s^4 & \cdots & s^{2(N-1)} \\ 1 & s^3 & s^6 & \cdots & s^{3(N-1)} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ 1 & s^{N-1} & s^{2(N-1)} & \cdots & s^{(N-1)(N-1)} \end{bmatrix}
$$
(4.12)

and $s = e^{\frac{-j2\pi}{N}}$. Thus the samples in frequency domain are derived as

$$
G[k] = \sum_{n=0}^{N-1} g[n] s^{kn} \text{ for } k = 0, \dots, N-1
$$
 (4.13)

Figure [4.3](#page-85-0) provides a visualization of the [DFT](#page-260-0) coefficients for an 8 point [DFT](#page-260-0) operation. The eight frequency domain samples are derived by multiplying the 8 time domain samples with the corresponding rows of the S matrix. Row 0 of the S matrix corresponds to the DC component which is proportional to the average of the time domain samples. Multiplying Row 1 of the S matrix with g provides the cosine and sine amplitudes values for when there is one rotation around the unit circle. Since this is an 8 point [DFT,](#page-260-0) this means that each phasor is offset by 45◦ . Performing eight 45◦ rotations does one full rotation around the unit circle. Row 2 is similar except it performs two complete rotations around the unit circle, i.e., each individual rotation is 90◦ . This corresponds to a higher frequency. Row 3 does three complete rotations; Row 4 four rotations and so on. Each of these row times column multiplications gives the appropriate frequency domain sample.

Notice that the S matrix is diagonally symmetric, that is $S[i][j] = S[j][i]$. In addition, $S[i][j] =$ $s^{i}*s^{j}=s^{(i+j)}$. There is also interesting symmetry around Row 4. The phasors in Rows 3 and 5 are complex conjugates of each other, i.e., $S[3][j] = S[5][j]^*$. Similarly, Rows 2 and 6 $(S[2][j] = S[6][j]^*)$, and Rows 1 and 7 $(S[1][j] = S[7][j]^*)$ are each related by the complex conjugate operation. It is for this reason that the [DFT](#page-260-0) of a real valued input signal with N samples has only $N/2+1$ cosine and sine values in the frequency domain. The remaining $N/2$ frequency domain values provide redundant information so they are not needed. However, this is not true when the input signal is complex. In this case, the frequency domain will have $N + 1$ cosine and sine values.

Figure 4.3: The elements of the S shown as a complex vectors.

#define SIZE 8 typedef int BaseType;

```
void matrix_vector(BaseType M[SIZE][SIZE], BaseType V_In[SIZE], BaseType V_Out[SIZE]) {
    BaseType i, j;
    data loop:
    for (i = 0; i < SIZE; i++) {
         BaseType sum = 0;
         dot product loop:
         for (j = 0; j < SIZE; j++) {
             sum += V \cdot ln[j] * M[i][j];}
         V<sub>-</sub>Out[i] = sum;
    }
}
```
Figure 4.4: Simple code implementing a matrix-vector multiplication.

4.3 Matrix-Vector Multiplication Optimizations

Matrix-vector multiplication is the core computation of a [DFT.](#page-260-0) The input time domain vector is multiplied by a matrix with fixed special values. The result is a vector that corresponds to the frequency domain representation of the input time domain signal.

In this section, we look at the hardware implementation of matrix-vector multiplication. We break this operation down into its most basic form (see Figure [4.4\)](#page-85-1). This allows us to better focus the discussion on the optimizations rather than deal with all the complexities of using functionally correct [DFT](#page-260-0) code. We will build a [DFT](#page-260-0) core in the next section.

The code in Figure [4.4](#page-85-1) provides an initial starting point for synthesizing this operation into hardware. We use a custom data type called BaseType that is currently mapped as a **float**. This may seem superfluous at the time, but this will allow us in the future to easily experiment with different number representations for our variables (e.g., signed or unsigned fixed point with different precision). The matrix vector function has three arguments. The first two arguments

 $Latency = 4*SIZE*SIZE$

Figure 4.5: A possible implementation of matrix-vector multiplication from the code in Figure [4.4.](#page-85-1)

BaseType M[SIZE][SIZE] and BaseType V In[SIZE] are the input matrix and vector to be multiplied. The third argument BaseType V_Out[SIZE] is the resultant vector. By setting $M = S$ and V_In to a sampled time domain signal, the V -Out will contain the [DFT.](#page-260-0) SIZE is a constant that determines the number of samples in the input signal and correspondingly the size of the [DFT.](#page-260-0)

The algorithm itself is simply a nested for loop. The inner loop (dot-product-loop) computes the [DFT](#page-260-0) coefficients starting from 0 and going to $SIZE - 1$. However, this relatively simple code has many design choices that can be performed when mapping to hardware.

Whenever you perform HLS, you should think about the architecture that you wish to synthesize. Memory organization is one of the more important decisions. The question boils down to where do you store the data from your code? There are a number of options when mapping variables to hardware. The variable could simply be a set of wires (if its value never needs saved across a cycle), a register, RAM or FIFO. All of these options provide tradeoffs between performance and area.

Another major factor is the amount of parallelism that is available within the code. Purely sequential code has few options for implementation. On the other hand, code with a significant amount of parallelism has implementation options that range from purely sequentially to fully parallel. These options obviously have different area and performance. We will look at how both memory configurations and parallelism effect the hardware implementation for the matrix-vector implementation of the [DFT.](#page-260-0)

Figure [4.5](#page-86-0) shows a sequential architecture for matrix-vector multiplication with one multiply and one addition operator. Logic is created to access the V_{-ln} and M arrays which are stored in BRAMs. Each element of V Out is computed and stored into the BRAM. This architecture is essentially what will result from synthesizing the code from Figure [4.4](#page-85-1) with no directives. It does not consume a lot of area, but the task latency and task interval are relatively large.

#define SIZE 8 typedef int BaseType;

```
void matrix vector(BaseType M[SIZE][SIZE], BaseType V In[SIZE], BaseType V Out[SIZE]) {
    BaseType i, j;
    data loop:
    for (i = 0; i < SLE; i++) {
         BaseType sum = 0;
         V-Out[i] = V-In[0] * M[i][0] + V-In[1] * M[i][1] + V-In[2] * M[i][2] +
         V \lfloor \ln[3] * M[i][3] + V \lfloor \ln[4] * M[i][4] + V \lfloor \ln[5] * M[i][5] +V\ln[6] * M[i][6] + V\ln[7] * M[i][7];}
}
```
Figure 4.6: The matrix-vector multiplication example with a manually unrolled inner loop.

4.4 Pipelining and Parallelism

There is substantial opportunity to exploit parallelism in the matrix-multiplication example. We start by focusing on the inner loop. The expression sum $+= V \ln[i] \cdot M[i][j]$; is executed in each iteration of the loop. The variable sum, which is keeping a running tally of the multiplications, is being reused in each iteration and takes on a new value. This inner loop can be rewritten as shown Figure [4.6.](#page-87-0) In this case, the sum variable has been completely eliminated and replaced with multiple intermediate values in the larger expression.

Loop unrolling is performed automatically by Vivado[®] HLS in a pipelined context. Loop unrolling can also be requested by using $\#$ pragma HLS unroll or the equivalent directive outside of a pipelined context.

It should be clear that the new expression replacing the inner loop has significant amount of parallelism. Each one of the multiplications can be performed simultaneously, and the summation can be performed using an adder tree. The data flow graph of this computation is shown in Figure [4.7.](#page-88-0)

If we wish to achieve the minimum task latency for the expression resulting from the unrolled inner loop, all eight of the multiplications should be executed in parallel. Assuming that the multiplication has a latency of 3 cycles and addition has a latency of 1 cycle, then all of the V In[j] ∗ M[i][j] operations are completed by the third time step. The summation of these eight intermediate results using an adder tree takes $\log 8 = 3$ cycles. Hence, the body of **data** loop now has a latency of 6 cycles for each iteration and requires 8 multipliers and 7 adders. This behavior is shown in the left side of Figure [4.8.](#page-88-1) Note that the adders could be reused across Cycle 4-6, which would reduce the number of adders to 4. However, adders are typically not shared when targeting FPGAs since an adder and a multiplexer require the same amount of FPGA resources (approximately 1 LUT per bit for a 2-input operator).

If we are not willing to use 8 multipliers, there is an opportunity to reduce resource usage in exchange for increasing the number of cycles to execute the function. For example, using 4 multipliers would result in a latency of 6 cycles for the multiplication of the eight $V[n|j] * M[i|j]$

Figure 4.7: A data flow graph of the expression resulting from the unrolled inner loop from Figure [4.6.](#page-87-0)

Figure 4.8: Possible sequential implementations resulting from the unrolled inner loop from Figure [4.6.](#page-87-0)

Figure 4.9: Possible pipelined implementations resulting from the unrolled inner loop from Figure [4.6.](#page-87-0)

operations, and an overall latency of 9 cycles to finish the body of data loop. This behavior is shown in the right side of Figure [4.8.](#page-88-1) You could even use fewer multipliers at the cost of taking more cycles to complete the inner loop.

Looking at Figure [4.8,](#page-88-1) it is apparent that there are significant periods where the operators are not performing useful work, reducing the overall efficiency of the design. It would be nice if we could reduce these periods. In this case we can observe that each iteration of data loop is, in fact completely independent, which means that they can be executed concurrently. Just as we unrolled dot product loop, it's also possible to unroll data loop and perform all of the multiplications concurrently. However, this would require a very large amount of FPGA resources. A better choice is to enable each iteration of the loop to start as soon as possible, while the previous execution of the loop is still executing. This process is called [loop pipelining](#page-257-0) and is achieved in Vivado® HLS using $\#$ pragma HLS pipeline. In most cases, loop pipelining reduces the interval of a loop to be reduced, but does not affect the latency. Loop pipelined behavior of this design is shown in Figure [4.9.](#page-89-0)

Until now, we have only focused on operator latency. It is common to have pipelined functional units; most functional units in Vivado[®] HLS are fully pipelined with an interval of one. Even though it might take 3 cycles for a single multiply operation to complete, a new multiply operation could start every clock cycle on a pipelined multiplier. In this way, a single functional unit may be able to simultaneously execute many multiply operations at the same time. For instance, a multiplier with a latency of 3 and an interval of 1 could be simultaneously executing three multiply operations.

By taking advantage of pipelined multipliers, we can reduce the latency of the unrolled inner loop without adding additional operators. One possible implementation using three pipelined multipliers is shown on the left in Figure [4.10.](#page-90-1) In this case, the multiplication operations can execute concurrently (because they have no data dependencies), while the addition operations cannot begin until the first multiplication has completed. In the figure on the right, a pipelined version of this design is shown, with an interval of 3, which is similar to the results of Vivado[®] HLS if $\#$ pragma HLS pipeline II=3 is applied to the data loop. In this case, not only are individual operations executing concurrently on the same operators, but those operations may come from different iterations of data loop.

At this point you may have observed that pipelining is possible at different levels of hierarchy,

Figure 4.10: Possible implementations resulting from the unrolled inner loop from Figure [4.6](#page-87-0) using pipelined multipliers.

including the operator level, loop level, and function level. Furthermore, pipelining at different levels are largely independent! We can use pipelined operators in a sequential loop, or we can use sequential operators to build a pipelined loop. It's also possible to build pipelined implementations of large functions which can be shared in Vivado[®] HLS just like primitive operators. In the end, what matters most is how many operators are being instantiated, their individual costs, and how often they are used.

4.5 Storage Tradeoffs and Array Partitioning

Up until this point, we have assumed that the data in arrays $(V\text{-}In[], M[][]]$, and $V\text{-}Out[]$ are accessible at anytime. In practice, however, the placement of the data plays a crucial role in the performance and resource usage. In most processor systems, the memory architecture is fixed and we can only adapt the program to attempt to best make use of the available memory hierarchy, taking care to minimize register spills and cache misses, for instance. In HLS designs, we can also explore and leverage different memory structures and often try to find the memory structure that best matches a particular algorithm. Typically large amounts of data are stored in off-chip memory, such as DRAM, flash, or even network-attached storage. However, data access times are typically long, on the order of tens to hundreds (or more) of cycles. Off-chip storage also relatively large amounts of energy to access, because large amounts of current must flow through long wires. On-chip storage, in contrast can be accessed quickly and is much lower power. I contrast it is more limited in the amount of data that can be stored. A common pattern is to load data into on-chip memory in a block, where it can then be operated on repeatedly. This is similar to the effect of caches in the memory hierarchy of general purpose CPUs.

The primary choices for on-chip storage in embedded memories (e.g., block RAMs) or in flipflops (FFs). These two options have their own tradeoffs. Flip-flop based memories allow for multiple reads at different addresses in a single clock. It is also possible to read, modify, and write a Flip-flop based memory in a single clock cycle. However, the number of FFs is typically limited to around 100 Kbytes, even in the largest devices. In practice, most flip-flop based memories should be much smaller in order to make effective use of other FPGA resources. Block RAMs (BRAMs) offer higher capacity, on the order Mbytes of storage, at the cost of limited accessibility. For example, a single BRAM can store more than 1-4 Kbytes of data, but access to that data is limited to two different addresses each clock cycle. Furthermore, BRAMs are required to have a minimum amount of pipelining (i.e. the read operation must have a latency of at least one cycle). Therefore, the fundamental tradeoff boils down to the required bandwidth versus the capacity.

If throughput is the number one concern, all of the data would be stored in FFs. This would allow any element to be accessed as many times as it is needed each clock cycle. However, as the size of arrays grows large, this is not feasible. In the case of matrix-vector multiplication, storing a 1024 by 1024 matrix of 32-bit integers would require about 4 MBytes of memory. Even using BRAM, this storage would require about 1024 BRAM blocks, since each BRAM stores around 4KBytes. On the other hand, using a single large BRAM-based memory means that we can only access two elements at a time. This obviously prevents higher performance implementations, such as in Figure [4.7,](#page-88-0) which require accessing multiple array elements each clock cycle (all eight elements of V -ln. along with 8 elements of M[][]). In practice, most designs require larger arrays to be strategically divided into smaller BRAM memories, a process called [array partitioning.](#page-256-0) Smaller arrays (often used for indexing into larger arrays) can be partitioned completely into individual scalar variables and mapped into FFs. Matching pipelining choices and array partitioning to maximize the efficiency of operator usage and memory usage is an important aspect of design space exploration in HLS.

Vivado[®] HLS will perform some array partitioning automatically, but as array partitioning tends to be rather design-specific it is often necessary to guide the tool for best results. Global configuration of array partitioning is available in the config array partition project option. Individual arrays can be explicitly partitioned using the **array partition** directive. The directive **array partition** complete will split each element of an array into its own register, resulting in a flip-flop based memory. As with many other directive-based optimizations, the same result can also be achieved by rewriting the code manually. In general, it is preferred to use the tool directives since it avoids introducing bugs and keeps the code easy to maintain.

Returning to the matrix-vector multiplication code in Figure [4.4,](#page-85-1) we can achieve a highly parallel implementation with the addition of only a few directives, as shown in Figure [4.11.](#page-92-0) The resulting architecture is shown in Figure [4.12.](#page-93-0) Notice that the inner j loop is automatically unrolled by Vivado® HLS and hence every use of j is replaced with constants in the implementation. This design demonstrates the most common use of array partitioning where the array dimensions that are partitioned (in this case, $V\lfloor n \rfloor$ and the second dimension of M[][]) are indexed with the constants (in this case the loop index j of the unrolled loop). This enables an architecture where multiplexers are not required to access the partitioned arrays.

It's also possible to achieve other designs which use fewer multipliers and have lower performance. For instance, in Figure [4.10,](#page-90-1) these designs use only three multipliers, hence we only need to read three elements of matrix M[][] and vector V in[] each clock cycle. Completely partitioning these arrays would result in extra multiplexing as shown in Figure [4.13.](#page-94-0) In actuality the arrays only need to be partitioned into three physical memories. Again, this partitioning could be implemented manually by rewriting code or in Vivado \mathcal{B} HLS using the **array partition** cyclic directive.

Beginning with an array x containing the values

 $\begin{bmatrix} 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 \end{bmatrix}$

The directive **array partition** variable=x factor=2 cyclic on the array would split it into two arrays which are

 $\begin{bmatrix} 1 & 3 & 5 & 7 & 9 \end{bmatrix}$ and $\begin{bmatrix} 2 & 4 & 6 & 8 \end{bmatrix}$

#define SIZE 8 typedef int BaseType;

```
void matrix vector(BaseType M[SIZE][SIZE], BaseType V In[SIZE], BaseType V Out[SIZE]) {
    #pragma HLS array_partition variable=M dim=2 complete
    #pragma HLS array_partition variable=V_In complete
    BaseType i, j;
    data loop:
    for (i = 0; i < SIZE; i++) {
        #pragma HLS pipeline II=1
        BaseType sum = 0;
        dot product loop:
        for (j = 0; j < SIZE; j++) {
            sum += V In[j] * M[i][j];}
        V<sub>-Out</sub>[i] = sum;
    }
}
```
Figure 4.11: Matrix-vector multiplication with a particular choice of array partitioning and pipelining.

Similarly, the directive **array_partition** variable= x factor= 2 block would split it into two arrays

 $\begin{bmatrix} 1 & 2 & 3 & 4 & 5 \end{bmatrix}$ and $\begin{bmatrix} 6 & 7 & 8 & 9 \end{bmatrix}$

Study the effects of varying pipeline II and array partitioning on the performance and area. Plot the performance in terms of number of matrix vector multiply operations per second (throughput) versus the unroll and array partitioning factor. Plot the same trend for area (showing LUTs, FFs, DSP blocks, BRAMs). What is the general trend in both cases? Which design would you select? Why?

Alternatively, similar results can be achieved by pipelining and applying [partial loop unrolling](#page-257-1) to the inner dot product loop. Figure [4.14](#page-95-0) shows the result of unrolling the inner loop of the matrixvector multiplication code by a factor of 2. You can see that the loop bounds now increment by 2. Each loop iteration requires 2 elements of matrix $M[[\]$ and vector $V\text{-}in[\]$ each iteration and perform two multiplies instead of one. In this case after loop unrolling Vivado® HLS can implement the operations in both expressions in parallel, corresponding to two iterations of the original loop. Note that without appropriate array partitioning, unrolling the inner loop may offer no increase in performance, as the number of concurrent read operations is limited by the number of ports to the memory. In this case, we can store the data from the even columns in one BRAM and the data from the odd columns in the other. This is due to the fact that the unrolled loop is always performing one even iteration and one odd iteration.

Figure 4.12: Matrix-vector multiplication architecture with a particular choice of array partitioning and pipelining. The pipelining registers have been elided and the behavior is shown at right.

Figure 4.13: Matrix-vector multiplication architectures at II=3 with a particular choices of array partitioning. On the left, the arrays have been partitioned more than necessary, resulting in multiplexers. On the right, the arrays are partitioned with factor=3. In this case, multiplexing has been reduced, but the j loop index becomes a part of the address computations.

#define SIZE 8 typedef int BaseType;

```
void matrix vector(BaseType M[SIZE][SIZE], BaseType V In[SIZE], BaseType V Out[SIZE]) {
    #pragma HLS array_partition variable=M dim=2 cyclic factor=2
    #pragma HLS array_partition variable=V_In cyclic factor=2
    BaseType i, j;
    data loop:
    for (i = 0; i < SIZE; i++) {
        BaseType sum = 0;
        dot product loop:
        for (j = 0; j < SIZE; j+=2) {
             #pragma HLS pipeline II=1
            sum += V In[j] * M[i][j];sum += V \ln[j+1] * M[i][j+1];}
        V<sub>-</sub>Out[i] = sum;
    }
}
```
Figure 4.14: The inner loop of matrix-vector multiply manually unrolled by a factor of two.

The HLS tool can automatically unroll loops using the unroll directive. The directive takes a factor argument which is a positive integer denoting the number of times that the loop body should be unrolled.

Manually divide M[\parallel] and vector \vee in \parallel into separate arrays in the same manner as the directive **array partition** cyclic factor $=2$. How do you have to modify the code in order to change the access patterns? Now manually unroll the loop by a factor of two. How do the performance results vary between the original code (no array partitioning and no unrolling), only performing array partitioning, and performing array partitioning and loop unrolling? Finally, use the directives to perform array partitioning and loop unrolling. How do those results compare to your manual results?

In this code, we see that array partitioning often goes hand in hand with our choices of pipelining. Array partitioning by a factor of 2 enables an increase in performance by a factor of 2, which can be achieved either by partially unrolling the inner loop by a factor of 2 or by reducing the II of the outer loop by a factor of 2. Increasing performance requires a corresponding amount of array partitioning. In the case of matrix vector multiplication, this relationship is relatively straightforward since there is only one access to each variable in the inner loop. In other code, the relationship might be more complicated. Regardless, the goal of a designer is usually to ensure that the instantiated FPGA resources are used efficiently. Increasing performance by a factor of 2 should use approximately twice as many resources. Decreasing performance by a factor of 2 should use approximately half as many resources.

Study the effects of loop unrolling and array partitioning on the performance and area. Plot the performance in terms of number of matrix vector multiply operations per second (throughput) versus the unroll and array partitioning factor. Plot the same trend for area (showing LUTs, FFs, DSP blocks, BRAMs). What is the general trend in both cases? Which design would you select? Why?

4.6 Baseline Implementation

We just discussed some optimizations for matrix-vector multiplication. This is a core computation in performing a [DFT.](#page-260-0) However, there are some additionally intricacies that we must consider to move from the matrix-vector multiplication in the previous section to a functionally complete [DFT](#page-260-0) hardware implementation. We move our focus to the [DFT](#page-260-0) in this section, and describe how to optimize it to make it execute most efficiently.

One significant change that is required is that we must be able to handle complex numbers. As noted in Section [4.2](#page-82-2) because the elements of the S matrix are complex numbers, the [DFT](#page-260-0) of a real-valued signal is almost always a complex-valued signal. It is also common to perform the [DFT](#page-260-0) of a complex-valued signal, to produce a complex-valued result. Additionally, we need to handle fractional or possibly floating point data, rather than integers. This can increase the cost of the implementation, particularly if floating point operations need to be performed. In addition, floating point operators, particularly addition, have much larger latency than integer addition. This can make it more difficult to achieve II=1 loops. A second change is that we'd like to be able to scale our design up to large input vector sizes, perhaps $N=1024$ input samples. Unfortunately, if we directly use matrix-vector multiplication, then we must store the entire S matrix. Since this matrix is the square of the input size, it becomes prohibitive to store for large input sizes. In the following sections, we'll discuss techniques to address both of these complexities.

As is typical when creating a hardware implementation using high level synthesis, we start with a straightforward or naive implementation. This provides us with a baseline code that we can insure has the correct functionality. Typically, this code runs in a very sequential manner; it is not highly optimized and therefore may not meet the desired performance metrics. However, it is a necessary step to insure that the designer understand the functionality of the algorithm, and it serves as starting point for future optimizations.

Figure [4.15](#page-97-0) shows a baseline implementation of the [DFT.](#page-260-0) This uses a doubly nested **for** loop. The inner loop multiplies one row of the S matrix with the input signal. Instead of reading the S matrix as an input, this code computes an element of S in each each iteration of the inner loop, based on the current loop indices. This phasor is converted to Cartesian coordinates (a real part and an imaginary part) using the cos() and sin() functions. The code then performs a complex multiplication of the phasor with the appropriate sample of the input signal and accumulates the result. After N iterations of this inner loop, one for each column of S, one frequency domain sample is calculated. The outer loop also iterates N times, once for each row of S . As a result, the code computes an expression for w N times, but computes the $cos()$ and $sin()$ functions and a complex multiply-add N^2 times.

This code uses a function call to calculate cos() and sin() values. Vivado® HLS is capable of synthesizing these functions using its built-in math library. There are several possible algorithms [\[29\]](#page-252-0) for implementing trigonometric functions including CORDIC, covered in Chapter [3.](#page-56-0) However, generating precise results for these functions can be expensive. There are several possibilities for

 $\#$ include \langle math.h \rangle //Required for cos and sin functions typedef double IN_TYPE ; // Data type for the input signal typedef double $\mathsf{TEMP_TYPE}$; // Data type for the temporary variables $\#$ define N 256 // DFT Size

void $dft(IN_TYPE$ sample_real[N], IN_TYPE sample_imag[N]) $\{$ int i, j; TEMP_{-TYPE w;} TEMP_{-TYPE c, s;}

 $//$ Temporary arrays to hold the intermediate frequency domain results TEMP_TYPE temp_real[N]; TEMP_TYPE temp_imag[N];

```
// Calculate each frequency domain sample iteratively
for (i = 0; i < N; i += 1) {
    temp_real[i] = 0;
    temp_imag[i] = 0;
```

```
// (2 ∗ pi ∗ i)/N
w = (2.0 * 3.141592653589 / N) * (TEMP_TYPE)i;
```

```
// Calculate the jth frequency sample sequentially
for (j = 0; j < N; j += 1) {
    // Utilize HLS tool to calculate sine and cosine values
    c = \cos(j * w);s = -\sin(j * w);// Multiply the current phasor with the appropriate input sample and keep
```

```
// running sum
    temp_real[i] += (sample_real[j] * c - sample_imag[j] * s);
    temp_imag[i] += (sample_real[i] * s + sample_imag[i] * c);
}
```

```
// Perform an inplace DFT, i.e., copy result into the input arrays
for (i = 0; i < N; i += 1) {
    sample_{real[i]} = temp_{real[i]};
    sample_{imag}[i] = temp_{imag}[i];}
```
}

}

Figure 4.15: Baseline code for the [DFT.](#page-260-0)

eliminating these function calls, since the inputs aren't arbitrary. We will discuss these tradeoffs in more detail later. A sequential implementation of this code is show in Figure [4.16.](#page-99-0)

What changes would this code require if you were to use a CORDIC that you designed, for example, from Chapter [3?](#page-56-0) Would changing the accuracy of the CORDIC core make the [DFT](#page-260-0) hardware resource usage change? How would it effect the performance?

Implement the baseline code for the [DFT](#page-260-0) using HLS. Looking at the reports, what is the relative cost of the implementation of the trignometric functions, compared to multiplication and addition? Which operations does it make more sense to try to optimize? What performance can be achieved by pipelining the inner loop?

4.7 [DFT](#page-260-0) optimization

The baseline [DFT](#page-260-0) implementation of the previous section uses relatively high precision **double** datatypes. Implementing floating point operations is typically very expensive and requires many pipeline stages, particularly for double precision. We can see in Figure [4.16](#page-99-0) that this significantly affects the performance of the loop. With pipelining, the affect of these high-latency operations is less critical, since multiple executions of the loop can execute concurrently. The exception in this code are the temp_real[] and temp_imag[] variables, which are used to accumulate the result. This accumulation is a [recurrence](#page-257-2) and limits the achievable II in this design when pipelining the inner loop. This operator dependence is shown in Figure [4.17.](#page-100-0)

One possible solution is to reduce the precision of the computation. This is always a valuable technique when it can be applied, since it reduces the resources required for each operation, the memory required to store any values, and often reduces the latency of operations as well. For instance we could use the 32-bit **float** type or the 16-bit half types rather than double. Many signal processing systems avoid floating point data types entirely and use fixed point data type[s3.5.](#page-68-0) For commonly used integer and fixed-point precisions, each addition can be completed in a single cycle, enabling the loop to be pipelined at II=1.

What happens to the synthesis result of the code in Figure [4.15](#page-97-0) if you change all of the data types from *double* to *float*? Or from *double* to *half*? Or to a fixed point value? How does this change the performance (interval and latency) and the resource usage? Does it change the values of the output frequency domain samples?

A more general solution to achieve $II=1$ with floating point accumulations is to process the data in a different order. Looking at Figure [4.17](#page-100-0) we see that the recurrence exists (represented by the arrow) because the j loop is the inner loop. If the inner loop were the i loop instead, then we wouldn't need the result of the accumulation before the next iteration starts. We can achieve this in the code by interchanging the order of the two loops. This optimization is often called [loop interchange](#page-257-3) or pipeline-interleaved processing[\[48\]](#page-253-0). In this case, it may not be obvious that we can rearrange the loops because of the extra code inside the outer i loop. Fortunately, the S matrix is diagonally symmetric, and hence i and j can be exchanged in the computation of w. The result

Figure 4.16: A high level architectural diagram of the [DFT](#page-260-0) as specified in the code from Figure [4.15.](#page-97-0) This is not a comprehensive view of the architecture, e.g., it is missing components related to updating the loop counters i and j. It is meant to provide an approximate notion of how this architecture will be synthesized. Here we've assumed that floating point operators take 4 clock cycles.

Figure 4.17: Pipelined version of the behavior in Figure [4.16.](#page-99-0) In this case, the initiation interval of the loop is limited to 4, since each floating point addition takes 4 clock cycles to complete and the result is required before the next loop iteration begins (the dependence shown in red). The dependencies for all iterations are summarized in the diagram on the right.

is that we can now achieve an II of 1 for the inner loop. The tradeoff is additional storage for the temp real and temp imag arrays to store the intermediate values until they are needed again.

Reorder the loops of the code in Figure [4.15](#page-97-0) and show that you can pipeline the inner loop with an II of 1.

There are other optimizations that we can apply based on the structure of the S matrix in the [DFT](#page-260-0) to eliminate the trigonometric operations entirely. Recall that the complex vectors for each element of the S matrix are calculated based upon a fixed integer rotation around the unit circle. Row $S[0]]$ of the S matrix corresponds to zero rotations around the unit circle, row $S[1]]$ corresponds to a single rotation, and the following rows correspond to more rotations around the unit circle. It turns out that the vectors corresponding to the second row $S[1]]$, which is one rotation around the unit circle (divided into $360/8 = 45^\circ$ individual rotations), cover all of the vectors from every other row. This can be visually confirmed by studying Figure [9.11.](#page-179-0) Thus it is possible to store only the sine and cosine values from this one rotation, and then index into this memory to calculate the requisite values for the corresponding rows. This requires only $2 \times N = \mathcal{O}(N)$ elements of storage. This results in a $\mathcal{O}(N)$ reduction in storage, which for the 1024 point [DFT](#page-260-0) would reduce the memory storage requirements to 1024×2 entries. Assuming 32 bit fixed or floating point values, this would require only 8 KB of on-chip memory. Obviously, this is a significant reduction compared to storing the entire S matrix explicitly. We denote this one dimensional storage of the matrix S as S' where

$$
S' = S[1][\cdot] = (1 \quad s \quad s^2 \quad \cdots \quad s^{N-1}) \tag{4.14}
$$

Derive a formula for the access pattern for the $1D$ array S' given as input the row number i and column element j corresponding to the array S . That is, how do we index into the 1D S array to access element $S(i, j)$ from the 2D S array.

To increase performance further we can apply techniques that are very similar to the matrixvector multiply. Previously, we observed that increasing performance of matrix-vector multiply

required partitioning the M^{ord} Mortunately, representing the S matrix using the S' means that there is no longer an effective way to partition S' to increase the amount of data that we can read on each clock cycle. Every odd row and column of S includes every element of S' . As a result, there is no way to partition the values of S' like we were able to do with S . The only way to increase the number of read ports from the memory that stores S' is to replicate the storage. Fortunately, unlike with a memory that must be read and written, it is relatively easy to replicate the storage for an array that is only read. In fact, Vivado[®] HLS will perform this optimization automatically when instantiates a [Read-only Memory \(ROM\)](#page-260-2) for an array which is initialized and then never modified. One advantage of this capability is that we can simply move the $sin()$ and $cos()$ calls into an array initialization. In most cases, if this code is at the beginning of a function and only initializes the array, then Vivado[®] HLS is able to optimize away the trigonometric computation entirely and compute the contents of the ROM automatically.

Devise an architecture that utilizes S' – the 1D version of the S matrix. How does this affect the required storage space? Does this change the logic utilization compared to an implementation using the 2D S matrix?

In order to effectively optimize the design, we must consider every part of the code. The performance can only as good as the "weakest link" meaning that if there is a bottleneck the performance will take a significant hit. The current version of the [DFT](#page-260-0) function performs an inplace operation on the input and output data, i.e., it stores the results in the same array as the input data. The input array arguments sample_real and sample_imag effectively act as a memory port. That is, you can think of these arguments arrays as stored in the same memory location. Thus, we can only grab one piece of data from each of these arrays on any given cycle. This can create a bottleneck in terms of parallelizing the multiplication and summation operations within the function. This also explains the reason why we must store all of the output results in a temporary array, and then copy all of those results into the "sample" arrays at the end of the function. We would not have to do this if we did not perform an in-place operation.

Modify the [DFT](#page-260-0) function interface so that the input and outputs are stored in separate arrays. How does this effect the optimizations that you can perform? How does it change the performance? What about the area results?

4.8 Conclusion

In this chapter, we looked at the hardware implementation and optimization of the Discrete Fourier Transform [\(DFT\)](#page-260-0). The [DFT](#page-260-0) is a fundamental operation in digital signal processing. It takes a signal sampled in the time domain and converts it into the frequency domain. At the beginning of this chapter, we describe the mathematical background for the [DFT.](#page-260-0) This is important for understanding the optimizations done in the next chapter [\(FFT\)](#page-260-1). The remainder of the chapter was focused on specifying and optimizing the [DFT](#page-260-0) for an efficient implementation on an FPGA.

At its core, the [DFT](#page-260-0) performs a matrix-vector multiplication. Thus, we spend some time initially to describe instruction level optimizations on a simplified code performing matrix-vector multiplication. These instruction level optimizations are done by the HLS tool. We use this as an opportunity to shed some light into the process that the HLS tool performs in the hopes that it will provide some better intuition about the results the tool outputs.

DISCRETE FOURIER TRANSFORM

After that, we provide an functionally correct implementation for the [DFT.](#page-260-0) We discuss a number of optimizations that can be done to improve the performance. In particular, we focus on the problem of dividing the coefficient array into different memories in order to increase the throughput. Array partitioning optimization are often key to achieving the highest performing architectures.

Chapter 5

Fast Fourier Transform

Performing the [Discrete Fourier Transform \(DFT\)](#page-260-0) directly using matrix-vector multiply requires $\mathcal{O}(n^2)$ multiply and add operations, for an input signal with n samples. It is possible to reduce the complexity by exploiting the structure of the constant coefficients in the matrix. This S matrix encodes the coefficients of the [DFT;](#page-260-0) each row of this matrix corresponds to a fixed number of rotations around the complex unit circle (please refer to Chapter [4.2](#page-82-2) for more detailed information). These values have a significant amount of redundancy, and that can be exploited to reduce the complexity of the algorithm.

The 'Big O' notation used here describes the general order of complexity of an algorithm based on the size of the input data. For a complete description of Big O notation and its use in analyzing algorithms, see [\[23\]](#page-251-0).

The [Fast Fourier Transform \(FFT\)](#page-260-1) uses a divide-and-conquer approach based on the symmetry of the S matrix. The [FFT](#page-260-1) was made popular by the Cooley-Tukey algorithm [\[22\]](#page-251-1), which requires $\mathcal{O}(n \log n)$ operations to compute the same function as the [DFT.](#page-260-0) This can provide a substantial speedup, especially when performing the Fourier transform on large signals.

The divide-and-conquer approach to computing the [DFT](#page-260-0) was initially developed by Karl Friedrich Gauss in the early 19th century. However, since Gauss' work on this was not published during his lifetime and only appeared in a collected works after his death, it was relegated to obscurity. Heideman et al. [\[39\]](#page-252-1) provide a nice background on the history of the [FFT.](#page-260-1)

The focus of this chapter is to provide the reader with a good understanding of the [FFT](#page-260-1) algorithm since that is an important part of creating an optimized hardware design. Thus, we start by giving a mathematical treatment of the [FFT.](#page-260-1) This discussion focuses on small [FFT](#page-260-1) sizes to give some basic intuition on the core ideas. After that, we focus on different hardware implementation strategies.

5.1 Background

The [FFT](#page-260-1) brings about a reduction in complexity by taking advantage of symmetries in the [DFT](#page-260-0) calculation. To better understand how to do this, let us look at [DFT](#page-260-0) with a small number of points, starting with the 2 point [DFT.](#page-260-0) Recall that the [DFT](#page-260-0) performs a matrix vector multiplication, i.e., $G[\] = S[\] \cdot g[\]$, where g[] is the input data, G[] is the frequency domain output data, and $S[\]$ are the [DFT](#page-260-0) coefficients. We follow the same notation for the coefficient matrix, and the input and output vectors as described in Chapter [4.2.](#page-82-2)

For a 2 point [DFT,](#page-260-0) the values of S are:

$$
S = \begin{bmatrix} W_2^{00} & W_2^{01} \\ W_2^{10} & W_2^{11} \end{bmatrix} \tag{5.1}
$$

Here we use the notation $W = e^{-j2\pi}$. The superscript on W denotes values that are added to the numerator and the subscript on the W indicates those values added in the denominator of the complex exponential. For example, $W_{4}^{23} = e^{\frac{-j2\pi \cdot 2 \cdot 3}{4}}$. This is similar to the s value used in the [DFT](#page-260-0) discussion (Chapter [4.2\)](#page-82-2) where $s = e^{\frac{-j2\pi}{N}}$. The relationship between s and W is $s = W_N$.

The $e^{-j2\pi}$ or W terms are often called *twiddle factors*. This term has its origin in the 1966 paper by Gentleman and Sande [\[34\]](#page-252-2).

$$
\begin{bmatrix} G[0] \\ G[1] \end{bmatrix} = \begin{bmatrix} W_2^{00} & W_2^{01} \\ W_2^{10} & W_2^{11} \end{bmatrix} \cdot \begin{bmatrix} g[0] \\ g[1] \end{bmatrix} \tag{5.2}
$$

Expanding the two equations for a 2 point [DFT](#page-260-0) gives us:

$$
G[0] = g[0] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 0}{2}} + g[1] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 1}{2}}
$$

= g[0] + g[1] (5.3)

due to the fact that since $e^0 = 1$. The second frequency term

$$
G[1] = g[0] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 0}{2}} + g[1] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 1}{2}}
$$

= g[0] - g[1] (5.4)

since $e^{\frac{-j2\pi \cdot 1 \cdot 1}{2}} = e^{-j\pi} = -1$.

Figure [5.1](#page-106-0) provides two different representations for this computation. Part a) is the data flow graph for the 2 point [DFT.](#page-260-0) It is the familiar view that we have used to represent computation throughout this book. Part b) shows a butterfly structure for the same computation. This is a typical structure used in digital signal processing, in particular, to represent the computations in an [FFT.](#page-260-1)

The butterfly structure is a more compact representation that is useful to represent large data flow graphs. When two lines come together this indicates an addition operation. Any label on the line itself indicates a multiplication of that label by the value on that line. There are two labels in this figure. The '−' sign on the bottom horizontal line indicates that this value should be negated. This followed by the addition denoted by the two lines intersecting is the same as subtraction. The second label is W_2^0 . While this is a multiplication is unnecessary (since $W_2^0 = 1$ this means it is multiplying by the value '1'), we show it here since it is a common structure that appears in higher point [FFTs](#page-260-1).

Now let us consider a slightly larger $DFT - a$ 4 point [DFT](#page-260-0), i.e., one that has 4 inputs, 4 outputs, and a 4×4 S matrix. The values of S for a 4 point [DFT](#page-260-0) are:

$$
S = \begin{bmatrix} W_4^{00} & W_4^{01} & W_4^{02} & W_4^{03} \\ W_4^{10} & W_4^{11} & W_4^{12} & W_4^{13} \\ W_4^{20} & W_4^{21} & W_4^{22} & W_4^{23} \\ W_4^{30} & W_4^{31} & W_4^{32} & W_4^{33} \end{bmatrix}
$$
(5.5)

Figure 5.1: Part a) is a data flow graph for a 2 point [DFT/](#page-260-0)[FFT.](#page-260-1) Part b) shows the same computation, but viewed as a butterfly structure. This is a common representation for the computation of an [FFT](#page-260-1) in the digital signal processing domain.

And the [DFT](#page-260-0) equation to compute the frequency output terms are:

$$
\begin{bmatrix}\nG[0] \\
G[1] \\
G[2] \\
G[3]\n\end{bmatrix} = \begin{bmatrix}\nW_4^{00} & W_4^{01} & W_4^{02} & W_4^{03} \\
W_4^{10} & W_4^{11} & W_4^{12} & W_4^{13} \\
W_4^{20} & W_4^{21} & W_4^{22} & W_4^{23} \\
W_4^{30} & W_4^{31} & W_4^{32} & W_4^{33}\n\end{bmatrix} \cdot \begin{bmatrix}\ng[0] \\
g[1] \\
g[2] \\
g[3]\n\end{bmatrix}
$$
\n(5.6)

Now we write out the equations for each of the frequency domain values in $G[$ one-by-one. The equation for G[0] is:

$$
G[0] = g[0] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 0}{4}} + g[1] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 1}{4}} + g[2] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 2}{4}} + g[3] \cdot e^{\frac{-j2\pi \cdot 0 \cdot 3}{4}} = g[0] + g[1] + g[2] + g[3]
$$
\n
$$
(5.7)
$$

since $e^0 = 1$.

The equation for $G[1]$ is:

$$
G[1] = g[0] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 0}{4}} + g[1] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 1}{4}} + g[2] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 2}{4}} + g[3] \cdot e^{\frac{-j2\pi \cdot 1 \cdot 3}{4}}
$$

\n
$$
= g[0] + g[1] \cdot e^{\frac{-j2\pi}{4}} + g[2] \cdot e^{\frac{-j4\pi}{4}} + g[3] \cdot e^{\frac{-j6\pi}{4}}
$$

\n
$$
= g[0] + g[1] \cdot e^{\frac{-j2\pi}{4}} + g[2] \cdot e^{-j\pi} + g[3] \cdot e^{\frac{-j2\pi}{4}} e^{-j\pi}
$$

\n
$$
= g[0] + g[1] \cdot e^{\frac{-j2\pi}{4}} - g[2] - g[3] \cdot e^{\frac{-j2\pi}{4}}
$$
\n(5.8)

The reductions were done based upon the fact that $e^{-j\pi} = -1$.

The equation for $G[2]$ is:

$$
G[2] = g[0] \cdot e^{\frac{-j2\pi \cdot 2 \cdot 0}{4}} + g[1] \cdot e^{\frac{-j2\pi \cdot 2 \cdot 1}{4}} + g[2] \cdot e^{\frac{-j2\pi \cdot 2 \cdot 2}{4}} + g[3] \cdot e^{\frac{-j2\pi \cdot 2 \cdot 3}{4}}
$$

= $g[0] + g[1] \cdot e^{\frac{-j4\pi}{4}} + g[2] \cdot e^{\frac{-j8\pi}{4}} + g[3] \cdot e^{\frac{-j12\pi}{4}}$
= $g[0] - g[1] + g[2] - g[3]$ (5.9)

The reductions were done by simplifications based upon rotations. E.g., $e^{-j8\pi/4} = 1$ and $e^{-12j\pi/4} = -1$ since in both cases use the fact that $e^{-j2\pi}$ is equal to 1. In other words, any complex exponential with a rotation by 2π is equal.

Finally, the equation for $G[3]$ is:

$$
G[3] = g[0] \cdot e^{\frac{-j2\pi \cdot 3 \cdot 0}{4}} + g[1] \cdot e^{\frac{-j2\pi \cdot 3 \cdot 1}{4}} + g[2] \cdot e^{\frac{-j2\pi \cdot 3 \cdot 2}{4}} + g[3] \cdot e^{\frac{-j2\pi \cdot 3 \cdot 3}{4}}
$$

\n
$$
= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} + g[2] \cdot e^{\frac{-j12\pi}{4}} + g[3] \cdot e^{\frac{-j18\pi}{4}}
$$

\n
$$
= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} - g[2] + g[3] \cdot e^{\frac{-j10\pi}{4}}
$$

\n
$$
= g[0] + g[1] \cdot e^{\frac{-j6\pi}{4}} - g[2] - g[3] \cdot e^{\frac{-j6\pi}{4}}
$$

\n(5.10)

Most of the reductions that we have not seen yet deal with the last term. It starts out as $e^{\frac{-j18\pi}{4}}$. It is reduced to $e^{\frac{-j10\pi}{4}}$ since these are equivalent based upon a 2π rotation, or, equivalently, $e^{\frac{-j10\pi}{4}} \cdot e^{\frac{-j8\pi}{4}}$ and the second term $e^{-j8\pi/4} = 1$. Finally, a rotation of π , which is equal to -1 , brings it to $e^{-j6\pi/4}$. Another way of viewing this is $e^{\frac{-j6\pi}{4}} \cdot e^{\frac{-j4\pi}{4}}$ and $e^{\frac{-j4\pi}{4}} = -1$. We leave this term in this unreduced state in order to demonstrate symmetries in the following equations.

With a bit of reordering, we can view these four equations as:

$$
G[0] = (g[0] + g[2]) + e^{\frac{-j2\pi 0}{4}}(g[1] + g[3])
$$

\n
$$
G[1] = (g[0] - g[2]) + e^{\frac{-j2\pi 1}{4}}(g[1] - g[3])
$$

\n
$$
G[2] = (g[0] + g[2]) + e^{\frac{-j2\pi 2}{4}}(g[1] + g[3])
$$

\n
$$
G[3] = (g[0] - g[2]) + e^{\frac{-j2\pi 3}{4}}(g[1] - g[3])
$$
\n(5.11)

Several different symmetries are starting to emerge. First, the input data can be partitioned into even and odd elements, i.e., similar operations are done on the elements $g[0]$ and $g[2]$, and the same is true for the odd elements $g[1]$ and $g[3]$. Furthermore we can see that there are addition and subtraction symmetries on these even and odd elements. During the calculations of the output frequencies $G[0]$ and $G[2]$, the even and odd elements are summed together. The even and odd input elements are subtracted when calculating the frequencies $G[1]$ and $G[3]$. Finally, the odd elements in every frequency term are multiplied by a constant complex exponential W_4^i where i denotes the index for the frequency output, i.e., G[i].

Looking at the terms in the parentheses, we see that they are 2 point [FFT.](#page-260-1) For example, consider the terms corresponding to the even input values $q[0]$ and $q[2]$. If we perform a 2 point [FFT](#page-260-1) on these even terms, the lower frequency (DC value) is $q[0] + q[2]$ (see Equation [5.3\)](#page-105-0), and the higher frequency is calculated as $g[0] - g[2]$ (see Equation [5.4\)](#page-105-1). The same is true for the odd input values $g[1]$ and $g[3]$.

We perform one more transformation on these equations.

$$
G[0] = (g[0] + g[2]) + e^{\frac{-j2\pi 0}{4}}(g[1] + g[3])
$$

\n
$$
G[1] = (g[0] - g[2]) + e^{\frac{-j2\pi 1}{4}}(g[1] - g[3])
$$

\n
$$
G[2] = (g[0] + g[2]) - e^{\frac{-j2\pi 0}{4}}(g[1] + g[3])
$$

\n
$$
G[3] = (g[0] - g[2]) - e^{\frac{-j2\pi 1}{4}}(g[1] - g[3])
$$
\n(5.12)

The twiddle factors in the last two equations are modified from $e^{\frac{-j2\pi 2}{4}} = -e^{\frac{-j2\pi 0}{4}}$ and $e^{\frac{-j2\pi 3}{4}} =$ $-e^{\frac{-j2\pi i}{4}}$. This allows for a reduction in the complexity of the multiplications since we can share multiplications across two terms.

Figure [5.2](#page-108-0) shows the butterfly diagram for the four point [FFT.](#page-260-1) We can see that the first stage is two 2 point [FFT](#page-260-1) operations performed on the even (top butterfly) and odd (bottom butterfly) input values. The output of the odd 2 point [FFTs](#page-260-1) are multiplied by the appropriate twiddle factor. We can use two twiddle factors for all four output terms by using the reduction shown in Equation [5.12.](#page-107-0)

Figure 5.2: A four point [FFT](#page-260-0) divided into two stages. Stage 1 has uses two 2 point [FFTs](#page-260-0) – one 2 point [FFT](#page-260-0) for the even input values and the other 2 point [FFT](#page-260-0) for the odd input values. Stage 2 performs the remaining operations to complete the [FFT](#page-260-0) computation as detailed in Equation [5.12.](#page-107-0)

We are seeing the beginning of trend that allows the a reduction in complexity from $\mathcal{O}(n^2)$ operations for the [DFT](#page-260-1) to $\mathcal{O}(n \log n)$ operations for the [FFT.](#page-260-0) The key idea is building the computation through recursion. The 4 point [FFT](#page-260-0) uses two 2 point [FFTs](#page-260-0). This extends to larger [FFT](#page-260-0) sizes. For example, an 8 point [FFT](#page-260-0) uses two 4 point [FFTs](#page-260-0), which in turn each use two 2 point [FFTs](#page-260-0) (for a total of four 2 point [FFTs](#page-260-0)). An 16 point [FFT](#page-260-0) uses two 8 point [FFTs](#page-260-0), and so on.

How many 2 point [FFTs](#page-260-0) are used in a 32 point [FFT?](#page-260-0) How many are there in a 64 point [FFT?](#page-260-0) How many 4 point [FFTs](#page-260-0) are required for a 64 point [FFT?](#page-260-0) How about a 128 point [FFT?](#page-260-0) What is the general formula for 2 point, 4 point, and 8 point [FFTs](#page-260-0) in an N point [FFT](#page-260-0) (where $N > 8$?

Now let us formally derive the relationship, which provides a general way to describe the recursive structure of the [FFT.](#page-260-0) Assume that we are calculating an N point [FFT.](#page-260-0) The formula for calculating the frequency domain values $G[]$ given the input values $g[]$ is:

$$
G[k] = \sum_{n=0}^{N-1} g[n] \cdot e^{\frac{-j2\pi kn}{N}} \text{ for } k = 0, \dots, N-1
$$
 (5.13)

We can divide this equation into two parts, one that sums the even components and one that sums the odd components.

$$
G[k] = \sum_{n=0}^{N/2-1} g[2n] \cdot e^{\frac{-j2\pi k(2n)}{N}} + \sum_{n=0}^{N/2-1} g[2n+1] \cdot e^{\frac{-j2\pi k(2n+1)}{N}}
$$
(5.14)

The first part of this equation deals with the even inputs, hence the $2n$ terms in both g[] and in the exponent of e. The second part corresponds to the odd inputs with $2n + 1$ in both places. Also note that the sums now go to $N/2-1$ in both cases which should make sense since we have divided them into two halves.

We transform Equation [5.14](#page-108-0) to the following:

$$
G[k] = \sum_{n=0}^{N/2-1} g[2n] \cdot e^{\frac{-j2\pi kn}{N/2}} + \sum_{n=0}^{N/2-1} g[2n+1] \cdot e^{\frac{-j2\pi k(2n)}{N}} \cdot e^{\frac{-j2\pi k}{N}} \tag{5.15}
$$

In the first summation (even inputs), we simply move the 2 into the denominator so that it is now $N/2$. The second summation (odd inputs) uses the power rule to separate the $+1$ leaving two complex exponentials. We can further modify this equation to

$$
G[k] = \sum_{n=0}^{N/2-1} g[2n] \cdot e^{\frac{-j2\pi kn}{N/2}} + e^{\frac{-j2\pi k}{N}} \cdot \sum_{n=0}^{N/2-1} g[2n+1] \cdot e^{\frac{-j2\pi kn}{N/2}} \tag{5.16}
$$

Here we only modify the second summation. First we pull one of the complex exponentials outside of the summation since it does not depend upon n . And we also move the 2 into the denominator as we did before in the first summation. Note that both summations now have the same complex exponential $e^{\frac{-j2\pi kn}{N/2}}$. Finally, we simplify this to

$$
G[k] = A_k + W_N^k B_k \tag{5.17}
$$

where A_k and B_k are the first and second summations, respectively. And recall that $W = e^{-j2\pi}$. This completely describes an N point [FFT](#page-260-0) by separating even and odd terms into two summations.

For reasons that will become clear soon, let us assume that we only want to use Equation [5.17](#page-109-0) to calculate the first $N/2$ terms, i.e., $G[0]$ through $G[N/2-1]$. And we will derive the remaining $N/2$ terms, i.e., those from $G[N/2]$ to $G[N-1]$ using a different equation. While this may seem counterintuitive or even foolish (why do more math than necessary?), you will see that this will allow us to take advantage of even more symmetry, and derive a pattern as we have seen in the 4 point [FFT.](#page-260-0)

In order to calculate the higher frequencies $G[N/2]$ to $G[N-1]$, let us derive the same equations but this time using $k = N/2, N/2 + 1, \ldots, N/2 - 1$. Thus, we wish to calculate

$$
G[k+N/2] = \sum_{n=0}^{N-1} g[n] \cdot e^{\frac{-j2\pi(k+N/2)n}{N}} \text{ for } k = 0, \dots, N/2 - 1
$$
 (5.18)

This is similar to Equation [5.13](#page-108-1) with different indices, i.e., we replace k from Equation [5.13](#page-108-1) with $k + N/2$. Using the same set of transformations that we did previously, we can move directly to the equivalent to Equation [5.16,](#page-109-1) but replacing all instances of k with $k + N/2$ which yields

$$
G[k+N/2] = \sum_{n=0}^{N/2-1} g[2n] \cdot e^{\frac{-j2\pi(k+N/2)n}{N/2}} + e^{\frac{-j2\pi(k+N/2)}{N}} \cdot \sum_{n=0}^{N/2-1} g[2n+1] \cdot e^{\frac{-j2\pi(k+N/2)n}{N/2}} \tag{5.19}
$$

We can reduce the complex exponential in the summations as follows:

$$
e^{\frac{-j2\pi(k+N/2)n}{N/2}} = e^{\frac{-j2\pi kn}{N/2}} \cdot e^{\frac{-j2\pi(N/2)n}{N/2}} = e^{\frac{-j2\pi kn}{N/2}} \cdot e^{-j2\pi n} = e^{\frac{-j2\pi kn}{N/2}} \cdot 1 \tag{5.20}
$$

The first reduction uses the power rule to split the exponential. The second reduction cancels the term $N/2$ in the second exponential. The final reduction uses that fact that n is a non-negative integer, and thus $e^{-j2\pi n}$ will always be a rotation of multiple of 2π . This means that this term is always equal to 1.

Now let us tackle the second complex exponential

$$
e^{\frac{-j2\pi(k+N/2)}{N}} = e^{\frac{-j2\pi k}{N}} \cdot e^{\frac{-j2\pi N/2}{N}} = e^{\frac{-j2\pi k}{N}} \cdot e^{-j\pi} = -e^{\frac{-j2\pi k}{N}} \tag{5.21}
$$

The first reduction splits the exponential using the power rule. The second reduction does some simplifications on the second exponential. We get the final term by realizing that $e^{-j\pi} = -1$.

Figure 5.3: Building an N point [FFT](#page-260-0) from two $N/2$ point [FFTs](#page-260-0). The upper $N/2$ point FFT is performed on the even inputs; the lower $N/2$ [FFT](#page-260-0) uses the odd inputs.

By substituting Equations [5.20](#page-109-2) and [5.21](#page-109-3) into Equation [5.19,](#page-109-4) we get

$$
G[k+N/2] = \sum_{n=0}^{N/2-1} g[2n] \cdot e^{\frac{-j2\pi kn}{N/2}} - e^{\frac{-j2\pi k}{N}} \cdot \sum_{n=0}^{N/2-1} g[2n+1] \cdot e^{\frac{-j2\pi kn}{N/2}}
$$
(5.22)

Note the similarity to Equation [5.16.](#page-109-1) We can put it in terms of Equation [5.17](#page-109-0) as

$$
G[k + N/2] = A_k - W_N^k B_k
$$
\n(5.23)

We can use Equations [5.17](#page-109-0) and [5.23](#page-110-0) to create an N point [FFT](#page-260-0) from two $N/2$ point [FFTs](#page-260-0). Remember that A_k corresponds to the even input values, and B_k is a function of the odd input values. Equation [5.17](#page-109-0) covers the first $N/2$ terms, and Equation [5.23](#page-110-0) corresponds to the higher $N/2$ frequencies.

Figure [5.3](#page-110-1) shows an N point [FFT](#page-260-0) derived from two $N/2$ point [FFTs](#page-260-0). A_k corresponds to the top $N/2$ [FFT,](#page-260-0) and B_k is the bottom $N/2$ [FFT.](#page-260-0) The output terms $G[0]$ through $G[N/2-1]$ are multiplied by W_N^0 while the output terms $G[N/2]$ through $G[N-1]$ are multiplied by $-W_N^0$. Note that the inputs g] are divided into even and odd elements feeding into the top and bottom $n/2$ point [FFTs](#page-260-0), respectively.

We can use the general formula for creating the [FFT](#page-260-0) that was just derived to recursively create the $N/2$ point [FFT.](#page-260-0) That is, each of the $N/2$ point [FFTs](#page-260-0) can be implemented using two $N/4$ point [FFTs](#page-260-0). And each $N/4$ point [FFT](#page-260-0) uses two $N/8$ point [FFTs](#page-260-0), and so on until we reach the base case, a 2 point [FFT.](#page-260-0)

Figure [5.4](#page-111-0) shows an 8 point [FFT](#page-260-0) and highlights this recursive structure. The boxes with the dotted lines indicate different sizes of [FFT.](#page-260-0) The outermost box indicates an 8 point [FFT.](#page-260-0) This is composed by two 4 point [FFTs](#page-260-0). Each of these 4 point [FFTs](#page-260-0) have two 2 point [FFTs](#page-260-0) for a total of four 2 point [FFTs](#page-260-0).

Figure 5.4: An 8 point [FFT](#page-260-0) built recursively. There are two 4 point [FFTs](#page-260-0), which each use two 2 point [FFTs](#page-260-0). The inputs must be reordered to even and odd elements twice. This results in reordering based upon the bit reversal of the indices.

Also note that the inputs must be reordered before they are feed into the 8 point [FFT.](#page-260-0) This is due to the fact that the different $N/2$ point [FFTs](#page-260-0) take even and odd inputs. The upper four inputs correspond to even inputs and the lower four inputs have odd indices. However, they are reordered twice. If we separate the even and odd inputs once we have the even set $\{q[0], q[2], q[4], q[6]\}$ and the odd set $\{g[1], g[3], g[5], g[7]\}$. Now let us reorder the even set once again. In the even set g[0] and $g[4]$ are the even elements, and $g[2]$ and $g[6]$ are the odd elements. Thus reordering it results in the set $\{g[0], g[4], g[2], g[6]\}$. The same can be done for the initial odd set yielding the reordered set $\{g[1], g[5], g[3], g[7]\}.$

The final reordering is done by swapping values whose indices are in bit reversed order. Table [5.1](#page-112-0) shows the indices and their three bit binary values. The table shows the eight indices for the 8 point [FFT,](#page-260-0) and the corresponding binary value for each of those indices in the second column. The third column is the bit reversed binary value of the second column. And the last column is the decimal number corresponding the reversed binary number.

Table 5.1: The index, three bit binary value for that index, bit reversed binary value, and the resulting bit reversed index.

Index	Binary	Reversed	Reversed
		Binary	Index
0	000	000	
1	001	100	4
$\overline{2}$	010	010	$\overline{2}$
3	011	110	6
$\overline{4}$	100	001	1
5	101	101	5
6	110	011	3
	111	111	

Looking at the first row, the initial index 0, has a binary value of 000, which when reversed remains 000. Thus this index does not need to be swapped. Looking at Figure [5.4](#page-111-0) we see that this is true. $g[0]$ remains in the same location. In the second row, the index 1 has a binary value 001. When reversed this is 100 or 4. Thus, the data that initially started at index 1, i.e., $g[1]$ should end up in the fourth location. And looking at index 4, we see the bit reversed value is 1. Thus $g[1]$ and $q[4]$ are swapped.

This bit reversal process works regardless of the input size of the [FFT,](#page-260-0) assuming that the [FFT](#page-260-0) is a power of two. [FFT](#page-260-0) are commonly a power of two since this allows them to be recursively implemented.

In an 32 point [FFT,](#page-260-0) index 1 is swapped with which index? Which index is index 2 is swapped with?

This completes our mathematical treatment of the [FFT.](#page-260-0) There are plenty of more details about the [FFT,](#page-260-0) and how to optimize it. You may think that we spent too much time already discussing the finer details of the [FFT;](#page-260-0) this is a book on parallel programming for FPGAs and not on digital signal processing. This highlights an important part of creating an optimum hardware implementation – the designer must have a good understanding of the algorithm under development. Without that,

it is difficult to create a good implementation. The next section deals with how to create a good [FFT](#page-260-0) implementation.

5.2 Baseline Implementation

In the remainder of this chapter, we discuss different methods to implement the Cooley-Tukey [FFT](#page-260-0) [\[22\]](#page-251-0) algorithm using the Vivado[®] HLS tool. This is the same algorithm that we described in the previous section. We start with a common version of the code, and then describe how to restructure it to achieve a better hardware design.

When performed sequentially, the $\mathcal{O}(n \log n)$ operations in the [FFT](#page-260-0) require $\mathcal{O}(n \log n)$ time steps. Typically, a parallel implementation will perform some portion of the [FFT](#page-260-0) in parallel. One common way of parallelizing the [FFT](#page-260-0) is to organize the computation into $\log n$ stages, as shown in Figure [5.8.](#page-120-0) The operations in each stage are dependent on the operations of the previous stage, naturally leading to a pipelining across the tasks. Such an architecture allows $\log n$ [FFTs](#page-260-0) to be computed simultaneously with a task interval determined by the architecture of each stage. We discuss task pipelining using the **dataflow** directive in Section [5.4.](#page-118-0)

Each stage in the [FFT](#page-260-0) also contains significant parallelism, since each butterfly computation is independent of other butterfly computations in the same stage. In the limit, performing $n/2$ butterfly computations every clock cycle with a Task Interval of 1 can allow the entire stage to be computed with a Task Interval of 1. When combined with a dataflow architecture, all of the parallelism in the [FFT](#page-260-0) algorithm can be exploited. Note, however that although such an architecture can be constructed, it is almost never used except for very small signals, since an entire new block of SIZE samples must be provided every clock cycle to keep the pipeline fully utilized. For instance, a 1024-point [FFT](#page-260-0) of complex 32-bit floating point values, running at 250 MHz would require 1024 points*(8 bytes/point)*250*10⁹ Hz = 1Terabyte/second of data into the FPGA. In practice, a designer must match the computation architecture to the data rate required in a system.

Assuming a clock rate of 250 MHz and one sample received every clock cycle, approximately how many butterfly computations must be implemented to process every sample with a 1024 point [FFT?](#page-260-0) What about for a 16384-point [FFT?](#page-260-0)

In the remainder of this section, we describe the optimization of an [FFT](#page-260-0) with the function prototype void fft(DTYPE X_R[SIZE], DTYPE X_I[SIZE]) where DTYPE is a user customizable data type for the representation of the input data. This may be **int**, **float**, or a fixed point type. For example, **#define** DTYPE int defines DTYPE as an int. Note that we choose to implement the real and imaginary parts of the complex numbers in two separate arrays. The X_{-R} array holds the real input values, and the $X₋$ array holds the imaginary values. $X₋R[i]$ and $X₋I[i]$ hold the *i*th complex number in separate real and imaginary parts.

There is one change in the [FFT](#page-260-0) implementation that we describe in this section. Here we perform an [FFT](#page-260-0) on complex numbers. The previous section uses only real numbers. While this may seem like a major change, the core ideas stay the same. The only differences are that the data has two values (corresponding to the real and imaginary part of the complex number), and the operations (add, multiply, etc.) are complex operations.

This function prototype forces an in-place implementation. That is, the output data is stored in the same array as the input data. This eliminates the need for additional arrays for the output data, which reduces the amount of memory that is required for the implementation. However, this may limit the performance due to the fact that we must read the input data and write the output data to the same arrays. Using separate arrays for the output data is reasonable if it can increase the performance. There is always a tradeoff between resource usage and performance; the same is true here. The best implementation depends upon the application requirements (e.g., high throughput, low power, size of FPGA, size of the [FFT,](#page-260-0) etc.).

We start with code for an [FFT](#page-260-0) that would be typical for a software implementation. Figure [5.5](#page-115-0) shows a nested three for loop structure. The outer for loop, labeled stage loop implements one stage of the [FFT](#page-260-0) during each iteration. There are $log_2(N)$ stages where N is the number of input samples. The stages are clearly labeled in Figure [5.4;](#page-111-0) this 8 point [FFT](#page-260-0) has $log_2(8) = 3$ stages. You can see that each stage performs the same amount of computation, or the same number of butterfly operations. In the 8 point [FFT,](#page-260-0) each stage has four butterfly operations.

For an N point [FFT,](#page-260-0) how many butterfly operations are there in each stage? How many total butterfly operations are there for the entire [FFT?](#page-260-0)

The second for loop, labeled butterfly_loop, performs all of the butterfly operations for the current stage. butterfly loop has another nested for loop, labeled dft loop. Each iteration of dft loop performs one butterfly operation. Remember that we are dealing with complex numbers and must perform complex additions and multiplications.

The first line in dft loop determines the offset of the butterfly. Note that the "width" of the butterfly operations changes depending upon the stage. Looking at Figure [5.4,](#page-111-0) Stage 1 performs butterfly operations on adjacent elements, Stage 2 performs butterfly operations on elements with index differing by two, and Stage 3 performs butterfly operations on elements with index differing by four. This difference is computed and stored in the i lower variable. Notice that this offset, stored in the variable numBF, is different in every stage.

The remaining operations in dft loop perform multiplication by the twiddle factor and an addition or subtraction operation. The variables temp R and temp I hold the real and imaginary portions of the data after multiplication by the twiddle factor W. The variables c and s are the real and imaginary parts of W , which is calculated using the $sin()$ and $cos()$ builtin functions. We could also use the CORDIC, such as the one developed in Chapter [3,](#page-56-0) to have more control over the implementation. Twiddle factors are also commonly precomputed and stored in on-chip memory for moderate array sizes. Lastly, elements of the X R[] and X I[] arrays are updated with the result of the butterfly computation.

dft loop and butterfly loop each execute a different number of times depending upon the stage. However the total number of times that the body of dft loop is executed in one stage is constant. The number of iterations for the butterfly **for** loop depends upon the number of unique W twiddle factors in that stage. Referring again to Figure [5.4,](#page-111-0) we can see that Stage 1 uses only one twiddle factor, in this case W_8^0 . Stage 2 uses two unique twiddle factors and Stage 3 uses four different W values. Thus, butterfly loop has only one iteration in Stage 1, 2 iterations in stage 2, and four iterations in stage 3. Similarly, the number of iterations of dft loop changes. It iterates four times for an 8 point [FFT](#page-260-0) in Stage 1, two times in Stage 2, and only one time in stage 3. However in every stage, the body of dft loop is executed the same number of times in total, executing a total of four butterfly operations for each stage an 8 point [FFT.](#page-260-0)

```
void fft(DTYPE X_R[SIZE], DTYPE X_I[SIZE]) {
 DTYPE temp R; // temporary storage complex variable
 DTYPE temp_I; // temporary storage complex variable
 int i, j, k; // loop indexes
 int i_lower; // Index of lower point in butterfly
 int step, stage, DFTpts;
 int numBF; // Butterfly Width
 int N2 = SIZE2; // N2 = N >> 1bit\_reverse(X_R, X_l);step = N2;
 DTYPE a, e, c, s;
stage loop:
 for (stage = 1; stage \lt = M; stage + +) { // Do M stages of butterflies
   DFTpts = 1 \ll stage; // DFT = 2 \degreestage = points in sub DFT
   numBF = DFTpts / 2; // Butterfly WIDTHS in sub-DFT
   k = 0:
   e = -6.283185307178 / DFTpts;
   a = 0.0;
 // Perform butterflies for j−th stage
 butterfly loop:
   for (j = 0; j < numBF; j++) {
     c = cos(a);s = sin(a);a = a + e;
   // Compute butterflies that use same W∗∗k
   dft loop:
     for (i = j; i < SIZE; i += DFTpts) {
      i-lower = i + numBF; // index of lower point in butterfly
       temp R = X_R[i_l]lower] * c - X_L[i_l]lower] * s;
       temp I = X/I[i_l] + c + X R[i lower] * s;
       X_R[i_l] = X_R[i] - temp_R;X_I[i Iower] = X_I[i] - tempX_R[i] = X_R[i] + temp_R;X<sub>-</sub>[i] = X<sub>-[i]</sub> + temp<sub>-l</sub>;
     }
     k + = step;}
   step = step / 2;
 }
}
```
Figure 5.5: A common implementation for the [FFT](#page-260-0) using three nested **for** loops. While this may work well running as software on a processor, it is far from optimal for a hardware implementation.

Vivado® HLS performs significant static analysis on each synthesized function, including computing bounds on the number of times each loop can execute. This information comes from many sources, including variable bitwidths, ranges, and assert() functions in the code. When combined with the loop II, Vivado[®] HLS can compute bounds on the latency or interval of the [FFT](#page-260-0) function. In some cases (usually when loop bounds are variable or contain conditional constructs), the tool is unable to compute the latency or interval of the code and returns $'$?'. When synthesizing the code in Figure [5.5,](#page-115-0) Vivado[®] HLS may not be able to determine the number of times that butterfly loop and dft loop iterate because these loops have variable bounds.

The tripcount directive enables the user to specify to the Vivado[®] HLS tool more information about the number of times a loop is executed which can be used by the tool to analyze the performance of the design. It takes three optional arguments min, max, and average. In this code, we could add a directive to **dft** loop. By applying this directive, the Vivado[®] HLS tool can calculate bounds on the latency and interval value for the loop and the overall design. Note that since the Vivado[®] HLS tool uses the numbers that you provide, if you give the tool an incorrect tripcount then the reported task latency and task interval will be incorrect – garbage in, garbage out.

What is the appropriate way to use the trip count directive for the [FFT](#page-260-0) in Figure [5.5?](#page-115-0) Should you set the max, min, and/or average arguments? Would you need to modify the tripcount arguments if the size of the [FFT](#page-260-0) changes?

5.3 Bit Reversal

We have not talked about the bit reverse function, which swaps the input data values so that we can perform an in-place [FFT.](#page-260-0) This means that the inputs values are mixed, and the result is that the output data is in the correct order. We discuss that function in some detail now.

Figure [5.6](#page-117-0) shows one possible implementation of the bit reverse function. It divides the code into two functions. The first is the bit reversal function (bit reverse), which reorders data in the given arrays so that each data is in located at a different index in the array. This function calls another function, reverse bits, which takes an input integer and returns the bit reversed value of that input.

Let us start with a brief overview of the reverse-bits function. The function goes bit by bit through the input variable and shifts it into the rev variable. The for loop body consists of a few bitwise operations that reorder the bits of the input. Although these operations are individually not terribly complex, the intention of this code is that the for loop is completely unrolled and Vivado® HLS can identify that the bits of the input can simply be wired to the output. As a result, the implementation of the reverse bits function should require no logic resources at all, but only wires. This is a case where unrolling loops greatly simplifies the operations that must be performed. Without unrolling the loop, the individual 'or' operations must be performed sequentially. Although this loop can be pipelined, the 'or' operation would still be implemented in logic resources in the FPGA and executing the the loop would have a latency determined by the number of bits being reversed (\gls{fft} BITS in this case).

```
#include "math.h"
#include "fft.h"
unsigned int reverse_bits(unsigned int input) \{int i, rev = 0;
    for (i = 0; i < M; i++) {
        rev = (rev << 1) | (input & 1);
        input = input >> 1;}
    return rev;
}
void bit_reverse(DTYPE X_R[SIZE], DTYPE X_I[SIZE]) {
    unsigned int reversed;
    unsigned int i;
    DTYPE temp;
    for (i = 0; i < SIZE; i++) {
        reversed = reverse_bits(i); // Find the bit reversed index
        if (i \leq r reversed) {
            // Swap the real values
            temp = X_R[i];X_R[i] = X_R[reversed];X_R[reversed] = temp;// Swap the imaginary values
            temp = X[I[i];X[I] = X[I]reversed];
            X-I[reversed] = temp;
        }
    }
}
```
Figure 5.6: The first stage in our [FFT](#page-260-0) implementation reorders the input data. This is done by swapping the value at index i in the input array with the value at the bit reversed index corresponding to i. The function reverse bits gives the bit reversed value corresponding to the input argument. And the function bit reverse swaps the values in the input array.

What is the latency of the reverse bits function when no directives are applied? What is the latency when the loop is pipelined? What is the latency when the whole function is pipelined?

It is tempting to "blindly" apply directives in order to achieve a better design. However, this can be counterproductive. The best designer has a deep understanding of both the application and the available optimizations and carefully considers these together to achieve the best results.

Now let us optimize the parent bit reverse function. This function has a single for loop that iterates through each index of the input arrays. Note that there are two input arrays X R[] and X I[]. Since we are dealing with complex numbers, we must store both the real portion (in the array $X \, R$], and the imaginary portion (in the array $X \, I$]). $X \, R$ [i] and $X \, I$ [i] holds the real and imaginary values of the i-th input. In each iteration of the for loop, we find the index reversed value by calling the reverse bits function. Then we swap both the real and imaginary values stored in the index i and the index returned by the function reverse bits. Note that as we go through all SIZE indices, we will eventually hit the reversed index for every value. Thus, the code only swaps values the first time based on the condition $\textbf{if}(i < \text{reversed})$.

5.4 Task Pipelining

Dividing the [FFT](#page-260-0) algorithm into stages enables Vivado[®] HLS to generate an implementation where different stages of the algorithm are operating on different data sets. This optimization, called [task pipelining](#page-258-0) is enabled using the dataflow directive. This is a common hardware optimization, and thus is relevant across a range of applications.

We can naturally divide the [FFT](#page-260-0) algorithm into $\log_2(N+1)$ stages where N is the number of points of the [FFT.](#page-260-0) The first stage swaps each element in the input array with the element located at the bit reversed address in the array. After this bit reverse stage, we perform $\log_2(N)$ stages of butterfly operations. Each of these butterfly stages has the same computational complexity. Figure [5.7](#page-119-0) describes how to divide an 8 point [FFT](#page-260-0) into four separate tasks. The code has separate function call for each of the tasks: one call to bit reverse, and three calls to fft stage. Each stage has two input arrays and two output arrays: one for the real portion and one for the imaginary portion of the complex numbers. Assume that the DTYPE is defined elsewhere, e.g., as an **int, float** or a fixed point data type.

Refactoring the [FFT](#page-260-0) code allows us to perform [task pipelining.](#page-258-0) Figure [5.8](#page-120-0) gives an example of this. In this execution, rather than wait for the first task to complete all four function calls in the code before the second task can begin, the second task can start after the first task has only completed the first function bit reverse. The first task continues to execute each stage in the pipeline in order, followed by the remaining tasks in order. Once the pipeline is full, all four subfunctions are executing concurrently, but each one is operating on different input data. Similarly, there are four 8 point [FFTs](#page-260-0) being computed simultaneously, each one executing on a different component of the hardware. This shown in the middle portion of Figure [5.8.](#page-120-0) Each of the vertical four stages represents one 8 point [FFT.](#page-260-0) And the horizontal denotes increasing time. Thus, once we start the fourth 8 point [FFT,](#page-260-0) we have four [FFTs](#page-260-0) running simultaneously. Note that for this to work, each call to the fft_stage function must be implemented with independent hardware. In addition, enough storage is required to contain the intermediate computations of each [FFT](#page-260-0) being computed simultaneously.

```
void fft_stage(int stage, DTYPE X_R[SIZE], DTYPE X_I[SIZE],
           DTYPE Out_R[SIZE], DTYPE Out_I[SIZE]) {
   int DFTpts = 1 \ll stage; // DFT = 2<sup>2</sup>stage = points in sub DFT
   int numBF = DFTpts / 2; // Butterfly WIDTHS in sub-DFT
   int step = SIZE >> stage;
   DTYPE k = 0;
   DTYPE e = −6.283185307178 / DFTpts;
   DTYPE a = 0.0;
   // Perform butterflies for j−th stage
 butterfly loop:
   for (int j = 0; j < numBF; j++) {
      DTYPE c = cos(a);
      DTYPE s = sin(a);
      a = a + e;
      // Compute butterflies that use same W∗∗k
   dft loop:
      for (int i = j; i < SIZE; i + = DFTpts) {
          int i lower = i + numBF; // index of lower point in butterfly
          DTYPE temp R = X_R[i_l] + c – X I[i lower] * s;
          DTYPE temp I = X/I[i_l] + c + X_R[i_lower] * s;
          Out_R[i_l] = X_R[i] - temp_R;Out[I[</math>lower] = X[I[] - temp_I;Out_R[i] = X_R[i] + temp_R;Out[I[i] = X[I[i] + temp[I;}
      k + = step;
   }
}
void fft_streaming(DTYPE X_R[SIZE], DTYPE X_I[SIZE], DTYPE OUT_R[SIZE], DTYPE OUT_I[SIZE])
{
   #pragma HLS dataflow
   DTYPE Stage1 R[SIZE], Stage1 I[SIZE],
   bit_reverse(X_R, X_I, Stage1_R, Stage1_I);
   fft stage(1, Stage1 R, Stage1 I, Stage2 R, Stage2 I);
}
```
Figure 5.7: Code implementing an 8 point [FFT](#page-260-0) divided into stages, each of which is implemented by a separate function. The bit reverse function is the first stage. Each following stage performs implements butterfly operations.

Figure 5.8: Dividing the [FFT](#page-260-0) into different stages allows for task pipelining across each of these stages. The figure shows an example with three [FFT](#page-260-0) stages (i.e., an 8 point [FFT\)](#page-260-0). The figure shows four 8 point [FFT](#page-260-0) executing at the same time.

void fft_streaming(DTYPE X_R[SIZE], DTYPE X_I[SIZE], DTYPE OUT_R[SIZE], DTYPE OUT_I[SIZE])

```
#pragma HLS dataflow
   DTYPE Stage R[M][SIZE], Stage I[M][SIZE];
   #pragma HLS array_partition variable=Stage_R dim=1 complete
   #pragma HLS array_partition variable=Stage_I dim=1 complete
   bit_reverse(X_R, X_L, Stage_R[0], Stage_I[0]);
 stage loop:
   for (int stage = 1; stage < M; stage++) { // Do M-1 stages of butterflies
      #pragma HLS unroll
      fft stage(stage, Stage R[stage−1], Stage I[stage−1], Stage R[stage], Stage I[stage]);
   }
   fft stage(M, Stage R[M−1], Stage I[M−1], OUT R, OUT I);
}
```
 $\{$

Figure 5.9: Code implementing an arbitrary-sized FFT using a loop. After the loop is unrolled, each function call in the unrolled loop becomes a dataflow process.

The **dataflow** directive can construct separate pipeline stages (often called [processes\)](#page-257-0) from both functions and loops. The code in Figure [5.7](#page-119-0) uses functions only, but we could achieve a similar result with four loops instead of four functions. In fact, this result could be achieved by unrolling the outer stage loop in the original code either explicitly or using $\#$ pragma HLS unroll. Such a code structure has several advantages. Firstly, it is closer to the structure of the original algorithmic code, reducing the amount of code changes which need to be made. Secondly, the code is less verbose, making it somewhat easier to write. Thirdly, the code is again parameterized, supporting different values of size with the same code. Code with a loop is shown in Figure [5.9.](#page-121-0)

The **dataflow** directive and the **pipeline** directive both generate circuits capable of pipelined execution. The key difference is in the granularity of the pipeline. The **pipeline** directive constructs an architecture that is efficiently pipelined at the cycle level and is characterized by the II of the pipeline. Operators are statically scheduled and if the II is greater than one, then operations can be shared on the same operator. The **dataflow** directive constructs an architecture that is efficiently pipelined for operations that take a (possibly unknown) number of clock cycles, such as the behavior of a loop operating on a block of data. These coarse-grained operations are not statically scheduled and the behavior is controlled dynamically by the handshake of data through the pipeline. In the case of the [FFT,](#page-260-0) each stage is an operation on a block of data (the whole array) which takes a large number of cycles. Within each stage, loops execute individual operations on the data in a block. Hence, this is a case where it often makes sense to use the **dataflow** directive at the toplevel to form a coarse-grained pipeline, combined with the **pipeline** directive within each loop to form fine-grained pipelines of the operations on each individual data element.

The **dataflow** directive must implement memories to pass data between different processes. In the case when Vivado[®] HLS can determine that processes access data in sequential order, it implements the memory using a FIFO. This requires that data is written into an array in the same order that it is read from the array. If the is not the case, or if Vivado[®] HLS can not determine if this streaming condition is met, then the memory can be implemented using a ping-pong buffer instead. The ping-pong buffer consists of two (or more) conceptual blocks of data, each the size of the original array. One of the blocks can be written by the source process while another block is read by the destination process. The term "ping-pong" comes from the fact that the reading and writing to each block of data alternates in every execution of the task. That is, the source process will write to one block and then switch to the other block before beginning the next task. The destination process reads from the block that the producer is not writing to. As a result, the source and destination processes can never writing and reading from the same block at the same time.

A ping-pong buffer requires enough memory to store each communication array at least twice. FIFOs can often be significantly smaller, although determining a minimal size for each fifo is often a difficult design problem. Unlike a FIFO, however, the data in a ping-pong buffer can be written to and read from in any order. Thus, FIFOs are generally the best choice when the data is produced and consumed in sequential order and ping-pong buffers are a better choice when there is not such regular data access patterns.

Using the **dataflow** directive effectively still requires the behavior of each individual process to be optimized. Each individual process in the pipeline can still be optimized using techniques we have seen previously such as code restructuring, pipelining, and unrolling. For example, we have already discussed some optimizations for the bit reverse function in Section [5.3.](#page-116-0) In general, it is important to optimize the individual tasks while considering overall toplevel performance goals. Many times it is best to start with small functions and understand how to optimize them in isolation. As a designer, it is often easier to comprehend what is going on in a small piece of code and hopefully determine the best optimizations quickly. After optimizing each individual function, then you can move up the hierarchy considering larger functions given particular implementations of low level functions, eventually reaching the toplevel function.

However, the local optimizations must be considered in the overall scope of the goals. In particular for dataflow designs the achieved interval for the overall pipeline can never be smaller than the interval of each individual process. Looking again at Figure [5.7,](#page-119-0) assume that bit reverse has an interval of 8 cycles, fft_stage $(1,...)$ has an interval of 12 cycles, fft_stage $(2,...)$ has an interval of 12 cycles, and fft_stage(3,...) has an interval of 14 cycles. When using **dataflow**, the overal task interval is 14, determined by the maximum of all of the tasks/functions. This means that you should be careful in balancing optimizations across different processes with the goal of creating a balanced pipeline where the interval of each process is approximately the same. In this example, improving the interval of the bit reverse function cannot improve the overall interval of the fft function. In fact, it might be beneficial to increase the latency of the bit reverse function, if it can be achieved with significantly fewer resources.

5.5 Conclusion

The overall goal is to create the most optimal design, which is a function of your application needs. This may be to create the smallest implementation. Or the goal could be creating something that can perform the highest throughput implementation regardless of the size of the FPGA or the power/energy constraints. Or the latency of delivering the results may matter if the application has real-time constraints. All of the optimizations change these factors in different ways.

In general, there is no one algorithm on how to optimize your design. It is a complex function of the application, design constraints, and the inherent abilities of the designer himself. Yet, it is important that the designer have a deep understanding of the application itself, the design constraints, and the abilities of the synthesis tool.

We attempted to illustrate these bits of wisdom in this chapter. While the [FFT](#page-260-0) is a well studied algorithm, with a large number of known hardware implementation tricks, it still serves as a good exemplar for high-level synthesis. We certainly did not give all of the tricks for optimization. Regardless, we attempted to provide some insight into the key optimizations here, which we hope serve as a guide to how to optimize the [FFT](#page-260-0) using the Vivado[®] HLS tool.

First and foremost, understand the algorithm. We spent a lot of time explaining the basics of the [FFT,](#page-260-0) and how it relates to the [DFT.](#page-260-1) We hope that the reader understands that this is the most important part of building optimal hardware. Certainly, the designer could translate C/MATLAB/Java/Python code into Vivado® HLS and get an working implementation. And that same designer could somewhat blindly apply directives to achieve better results. But that designer is not going to get anywhere close to optimal results without a deep understanding of the algorithm itself.

Second, we provide an introduction to task level pipelining using the **dataflow** directive. This is a powerful optimization that is not possible through code restructuring. I.e., the designer must use this optimization to get such a design. Thus, it is important that the designer understand its power, drawbacks, and usage.

Additionally, we give build upon some of the optimizations from previous chapters, e.g., loop unrolling and pipelining. All of these are important to get an optimized [FFT](#page-260-0) hardware design. While we did not spend too much time on these optimizations, they are extremely important.

Finally, we tried to impress on the reader that these optimizations cannot be done in isolation. Sometimes the optimizations are independent, and they can be done in isolation. For example, we can focus on one of the tasks (e.g., in the bit reverse function as we did in Section [5.3\)](#page-116-0). But many times different optimizations will effect another. For example, the inline directive will effect the way the pipelining of a function. And in particular, the way that we optimize tasks/functions can propagate itself up through the hierarchy of functions. The takeaway is that it is extremely important that the designer understand the effects of the optimizations on the algorithm, both locally and globally.

Chapter 6

Sparse Matrix Vector Multiplication

Sparse matrix vector multiplication (SpMV) takes a sparse matrix, i.e., one in which most of its elements are zero, and multiplies it by a vector. The vector itself may be sparse as well, but often it is dense. This is a common operation in scientific applications, economic modeling, data mining, and information retrieval. For example, it is used as an iterative method for solving sparse linear systems and eigenvalue problems. It is an operation in PageRank and it is also used in computer vision, e.g., image reconstruction.

This chapter introduces several new HLS concepts, and reinforces some previously discussed optimization. One goal of the chapter is to introduce a more complex data structure. We use a [compressed row storage \(CRS\)](#page-260-2) representation to hold the sparse matrix. Another goal is to show how to perform testing. We build a simple structure for a testbench that can be used to help determine if the code is functionally correct. This is an important aspect of hardware design, and Vivado® HLS makes it easy to test many aspects of the generated RTL with the same high-level C testbench. This is one of the big advantages of HLS over RTL design. We also show how you can perform C/RTL cosimulation using the testbench and Vivado[®] HLS tool. This is necessary to derive the performance characteristics for the different SpMV designs. Since the execution time depends upon the number of entries in the sparse matrix, we must use input data in order to determine the clock cycles for the task interval and task latency.

6.1 Background

Figure [6.1](#page-125-0) shows an example of a 4×4 matrix **M** represented in two different ways. Figure 6.1 a) shows the normal representation of the matrix as a two-dimensional array of 16 elements. Each element is store in its own location in the array. Figure [6.1](#page-125-0) b) shows the same matrix represented in [CRS](#page-260-2) format. The [CRS](#page-260-2) representation is a data structure consisting of three arrays. The values array holds the value of each non-zero element in the matrix. The columnindex and rowPtr arrays encode information about the location of these non-zero elements in the matrix. columnIndex stores the column of each element, while rowPtr contains the index in values of the first element in each row. The [CRS](#page-260-2) format avoids storing values in the matrix that are zero, although there is nothing to prevent a zero from being explicitly represented in the values array. In the example, however, we see that the values array does not, in fact, contain any zero elements. The tradeoff is that some additional book-keeping information (the columnIndex and rowPtr arrays) in order to properly interpret and manipulate the matrix. The [CRS](#page-260-2) form is commonly used when large matrices contain only a small number of non-zero elements (typically 10 percent or less), enabling these matrices to be stored with less memory and manipulated with fewer operations. However, the

Figure 6.1: A 4×4 matrix **M** represented in two different ways: as a 'dense' matrix stored in a two-dimensional array, and as a sparse matrix stored in the compressed row storage [\(CRS\)](#page-260-2) form, a data structure consisting of three arrays.

[CRS](#page-260-2) form has no requirements about the sparsity of the matrix and can be used for any matrix. This makes it a general approach that can be used for any matrix, but not necessarily the most efficient. The [CRS](#page-260-2) form is also not the only efficient representation of sparse matrices. Depending on the characteristics of the matrix and the types of operations to be performed, other sparse representations can also be used.

More precisely, the [CRS](#page-260-2) format uses a data structure consisting of three arrays: values, colIndex, and rowPtr. The values array and the columnindex has an entry for each of the non-zero elements in the sparse matrix M . These arrays represent the matrix M stored in a row-wise fashion, i.e., left to right, and top to bottom. The data in the matrix is stored in the values array, while the columnIndex array contains the horizontal location of the data in the matrix. If values $[k]$ represents M_{ij} then collndex[k] = j. The array rowPtr has size $n+1$ for an n-row matrix. rowPtr[k] contains the total number of elements in all the rows in the matrix prior to row k , with the first element rowPtr $[0] = 0$ and the last element rowPtr $[n]$ always giving the total number of non-zero elements the matrix. As a result, if values [k] represents M_{ij} , then rowPtr [i] $\leq k$ < rowPtr [i+1]. If row k contains any non-zero elements, then rowPtr[k] will contain the index of the first element in the row. Note that if there are rows in the matrix without a non-zero element, then values in the rowPtr array will repeat.

Looking at Figure [6.1](#page-125-0) a), we can scan the matrix in row-major order to determine the values array in [CRS](#page-260-2) form. Whenever we find a non-zero element, its value is stored at the next available index i in the values array and its column is stored at columnlndex[i]. In addition, whenever we start scanning a new row, we store the next available index i in the rowPtr array. As a result, the first element in the rowPtr array is always zero. Looking at Figure [6.1](#page-125-0) b), we can also convert the matrix back to a two-dimensional array representation. The first step is to determine the number of elements in each row of the matrix from the rowPtr array. The number of elements in row i is the difference rowPtr[i]−rowPtr[i+1]. Then the row can be reconstructed by iterating through the values array starting at values[rowPtr[i]]. In our example matrix, the because the first two elements of the rowPtr array are 0 and 2, then we know that there are 2 elements in the first row, i.e., values[0] and values[1]. The first non-zero element in the values data structure, values[0], is 3. This value is in column 0, since columnIndex $[0] = 0$. Similarly, the second non-zero value is the value 4 in column 1. The second row of the matrix has elements with $k \in [2, 4)$, the third row has elements with $k \in [4, 7)$, and so on. In this case, there are 9 non-zero entries, thus that last entry in the rowPtr data structure is 9.

 $#include$ "spmv.h"

```
void spmv(int rowPtr[NUM_ROWS+1], int columnIndex[NNZ],
DTYPE values[NNZ], DTYPE y[SIZE], DTYPE x[SIZE])
\{L1: for (int i = 0; i < NUM_ROWS; i++) {
        DTYPE y0 = 0;
        L2: for (int k = rowPtr[i]; k < rowPtr[i+1]; k++) {
            #pragma HLS unroll factor=8
            #pragma HLS pipeline
            y0 \leftarrow values[k] * x[columnIndex[k]];
        }
        y[i] = y0;}
}
```
Figure 6.2: The baseline code for sparse matrix vector (SpMV) multiplication, which performs the operation $y = \mathbf{M} \cdot x$. The variables rowPtr, columnIndex, and values hold M in [CRS](#page-260-2) format. The first **for** loop iterates across the rows while the second nested **for** loop iterates across the columns of M by multiplying each non-zero element by the corresponding element in the vector x which results in one element in the resulting vector y.

Given a 2-dimensional array representing a matrix, write the C code to convert the matrix to [CRS](#page-260-2) form. Write the corresponding C code to convert the matrix in [CRS](#page-260-2) form back to a 2-dimensional array.

It turns out that using the [CRS](#page-260-2) form, we can multiply a sparse matrix with a vector relatively efficiently without explicitly converting the matrix back to a 2-dimensional array. In fact, for large matrices with a small number of non-zero elements, sparse matrix-vector multiply is much more efficient than the dense matrix-vector multiply we discussed in chapter [4.](#page-80-0) This is because we can compute the non-zero elements of the result by only looking at the non-zero elements of the operands.

6.2 Baseline Implementation

Figure [6.2](#page-126-0) provides a baseline code for sparse matrix vector multiplication. The spmv function has five arguments. The arguments rowPtr, columnIndex, and values correspond to the input matrix M in [CRS](#page-260-2) format. These are equivalent to the data structures shown in Figure [6.1.](#page-125-0) The argument y holds the output result y and the argument x holds the input vector x to be multiplied by the matrix. The variable NUM ROWS indicates the number of rows in the matrix M. The variable NNZ is the number of non-zero elements in the matrix M. Finally, the variable $SIZE$ is the number of elements in the arrays x and y.

The outer for loop, labeled L1, iterates across each row of the matrix. Multiplying this row of the matrix with the vector x will produce one element of y. The inner loop labeled $L2$ loop across the elements in the columns of the matrix M. The L2 loop iterates rowPtr $[i+1]$ – rowPtr $[i]$ times,

 $#ifndef$ _SPMV_H__ $\#$ define __SPMV_H__ const static int SIZE = 4; $//$ SIZE of square matrix const static int NNZ = 9; //Number of non-zero elements const static int NUM_ROWS = 4 ; // SIZE; typedef float DTYPE; void spmv(int rowPtr[NUM_ROWS+1], int columnIndex[NNZ], DTYPE values[NNZ], DTYPE y[SIZE], DTYPE x[SIZE]);

 $#$ endif $// _\textit{MATRI}$ XMUL $H_\textit{on}$ not defined

Figure 6.3: The header file for spmv function and testbench.

corresponding to the number of non-zero entries in that row. For each entry, we read the value of the non-zero element of the M matrix from the values array and multiply it by the corresponding value of the vector x read from the x array. That value is located at columnIndex[k] since the data structure columnIndex holds the column for the value k.

6.3 Testbench

Figure [6.4](#page-128-0) shows a simple testbench for the spmv function. The testbench starts by defining the matrixvector function. This is a straightforward implementation of matrix vector multiplication. This does not assume a sparse matrix and does not use the [CRS](#page-260-2) format. We will compare the output results from this function with the results from our spmv function.

A common testbench will implement a "golden" reference implementation of the function that the designer wishes to synthesis. The testbench will then compare the results of the golden reference with those generated from the code that is synthesized by the Vivado^{\circledR} HLS code. A best practice for the testbench is to use alternative implementations for the golden reference and the synthesizable code. This provides more assurance that both implementations are correct.

The testbench continues in the main function. Here we set the fail variable equal to 0 (later code sets this to 1 if the output data from spmv does not match that from the function matrixvector). Then we define a set of variables that correspond to the matrix M , the input vector x and the output vector y. In case of M , we have both the "normal" form and the CSR form (stored in the variables values, columnIndex, and rowPtr). The values of the M matrix are the same as shown in Figure [6.1.](#page-125-0) We have two versions of the output vector y. The y sw array stores the output from the function matrixvector and the y array has the output from the function spmv.

After defining all of the input and output variables, we call the spmv and matrixvector functions using the appropriate data. The following **for** loop compares the output results from both of the functions by comparing the elements from y sw with those in y. If any of them are different, we set the fail flag equal to 1. Lastly, we print out the results of the test and then return the fail variable.

This testbench is relatively simple and probably insufficient to ensure that the implementation is correct. Primarily, it only tests one example matrix, whereas a better testbench would test

```
#include "spmv.h"
#include <stdio.h>
void matrixvector(DTYPE A[SIZE][SIZE], DTYPE ∗y, DTYPE ∗x)
\{for (int i = 0; i < SIZE; i++) {
   DTYPE y0 = 0;
   for (int j = 0; j < SIZE; j++)
     y0 \rightarrow A[i][j] * x[j];y[i] = y0;}
}
int main()\{int fail = 0;
 DTYPE M[SIZE][SIZE] = {{3,4,0,0}},{0,5,9,0},{2,0,3,1},{0,4,0,6}};
 DTYPE x[SIZE] = {1,2,3,4};DTYPE y_sw[SIZE];
 DTYPE values[] = \{3,4,5,9,2,3,1,4,6\};
 int columnIndex[] = \{0,1,1,2,0,2,3,1,3\};
 int rowPtr[] = \{0, 2, 4, 7, 9\};DTYPE y[SIZE];
 spmv(rowPtr, columnIndex, values, y, x);
 matrixvector(M, y_sw, x);
 for(int i = 0; i < SIZE; i++)
   if(y_sw[i] != y[i])fail = 1;
 if(fail == 1)printf("FAILED\n");
 else
   printf("PASS\n\in");
 return fail;
```

```
}
```
Figure 6.4: A simple testbench for our spmv function. The testbench generates one example and computes the matrix vector multiplication using a sparse (spmv) and non-sparse function (matrixvector).

multiple matrices. It is common, for instance, to randomly generate inputs for testing, in addition to explicitly verifying important corner-cases. In this case, we need to make sure to vary not only the values being operated on, which which will be passed to our accelerator when it is executing, but also to vary the compile-time parameters which might be used to create different accelerators with different tradeoffs. The key difference is that we can randomly generate multiple data values to operate on and test them all in the same execution of the program, using multiple function calls. Compile-time parameters, on the other hand, require the code to be recompiled every time parameters change.

Create a more sophisticated testbench which generates multiple sets of test data using a random number generator. The compile-time parameters of the sparse matrix should be modifiable (e.g., SIZE, NNZ, etc.). Create an HLS synthesis script which executes the same code multiple times for different reasonable compile-time parameters.

6.4 Specifying Loop Properties

If you directly synthesize this code, you will get results for the clock period and utilization. However, you will not get the number of clock cycles either in terms of task latency or initiation interval. This is because this depends upon the input data, which is external to the spmv function itself. Primarily, the performance depends on the number of times the body of the inner loop is executed, which is equal to the number of non-zero elements in M. We know that the number of non-zero elements is limited by the constant NNZ in the code, but it is possible to call the code with matrices of different sizes, so the actual number of iterations is data-dependent. In addition, the performance may vary depending on the location of the non-zero elements and the optimization directives utilized during synthesis. To make matters worse, the number of iterations depends on the input in a complex way and many potential inputs don't actually represent valid matrices. Thus, it is very difficult for a tool to determine the total number of clock cycles for the spmv function without complex analysis and additional information. Vivado[®] HLS is unable to perform this analysis.

What are the preconditions for the spmv function to work correctly? Prove that given these preconditions, the body of the inner loop does, in fact, execute exactly once for each non-zero element in the matrix.

There are several ways to leverage the tool to derive some performance estimates, however. One method is to provide the Vivado[®] HLS tool additional information about the loop bounds. This can be done using the **loop_tripcount** directive, which enables the designer to specify a minimum, maximum, and/or average number of iterations for each particular loop. By providing these values, the Vivado[®] HLS tool is capable of providing an estimate on the number of clock cycles.

Use the **loop_tripcount** directive to specify minimum, maximum, and/or average number of iterations for a loop with a variable bound. This enables the Vivado® HLS tool to provide an estimate on the number of clock cycles for the design. This does not impact the results of the synthesis; it only effects the synthesis report.

Add a **loop_tripcount** directive to the spmv function. The syntax for the pragma form of the directive is $\#$ pragma HLS loop_tripcount min=X, max=Y, avg=Z where X, Y, and Z are constant positive integers. Which loops require this directive? What happens to the synthesis report when you change the different parameters (min, max, and avg)? How does this effect the clock period? How does it change the utilization results?

The **loop_tripcount** directive enables the designer to get a rough idea about the performance of a function. This can enable comparison between different implementations of the same function either by applying different optimization directives or by restructuring the code itself. However, it may be difficult or impossible to determine the min, max, and avg parameters. It can also be difficult to provide tight bounds on the min and max parameters. If there is a testbench, there is another more accurate method to calculate the total number of clock cycles required for the spmv function. This is done by performing C/RTL cosimulation.

6.5 C/RTL Cosimulation

C/RTL cosimulation performs automatic testing of the [register-transfer level \(RTL\)](#page-260-3) designs that are generated by the Vivado[®] HLS tool. It does this by executing the synthesized code together with the provided testbench. The execution is instrumented to record the input and output values for each execution of the synthesized code. The input values are converted to cycle-by-cycle *input* vectors. The input vectors are used in an RTL-level simulation of the generated RTL design and the resulting *output vectors* are captured. The testbench code can then be executed again replacing the synthesized code with the captured input and output values. The testbench code can then return a zero value (indicating success) or a non-zero value (indicating failure).

The C/RTL cosimulation flow combines the cycle-accurate RTL design generated from the Vivado[®] HLS tool with input values provided from the C testbench. As a result, it can generate accurate estimates of the performance of the generated RTL design which reflect any HLS optimizations, even in the presence of data-dependent behavior. The minimum, maximum, and average latency and interval of the synthesized function are automatically extracted after simulation completes.

Note that these numbers only correspond to the clock cycles derived from the input data used by the testbench. Thus, they are only as good as the testbench itself. To put it another way, if the testbench does not exercise the function in a manner that is consistent with how it will be used upon deployment, the results will not be accurate. In addition, the input testvectors are generated with idealized timing that does not accurately model the behavior of external interfaces. The actual performance may be lower if execution stalls waiting for input data, or if there is contention waiting for external memory access to complete. Nevertheless, it provides a convenient method for determining clock cycles that does not require the designer to estimate the loop bounds for a variable loop.

C/RTL cosimulation provides the latency for functions with variable loop bounds. It reports the minimum, maximum, and average clock cycles for function latency and function interval. These latency values are directly dependent upon the input data from the C testbench.

Figure 6.5: Architecture and behavior of the spmv code with a pipelined inner loop.

What are the minimum, maximum, and average clock cycles for the spmv function latency and function interval when using the testbench provided in Figure [6.4?](#page-128-0)

6.6 Loop Optimizations and Array Partitioning

Now that we have a method to gather all of the performance and utilization estimates from the Vivado[®] HLS tool, let us consider how to best optimize the function. Pipelining, loop unrolling, and data partitioning are the most common first approaches in optimizing a design. And the typical approach is to start with the innermost loop, and then move outwards as necessary.

In this example, pipelining the inner L2 loop is perhaps the first and easiest optimization to consider. This overlaps the execution of the consecutive iterations of this loop, which can result is a faster overall implementation. Without pipelining, each iteration of the L2 loop occurs sequentially. Note that the iterations of the L1 loop are still done sequentially.

Figure [6.5](#page-131-0) illustrates the approximate manner in which the spmv function executes when pipelining the L2 for loop. Each iteration of the inner L2 loop is pipelined with $II=3$. Pipelining allows multiple iterations of the inner loop from the same iteration of the outer loop execute concurrently. In this case, the II of the inner loop is limited by a recurrence through the accumulation. $II=3$ is achieved because we've assumed that the adder has a latency of 3 clock cycles. Iterations of the outer loop are not pipelined, so the inner loop must completely finish and flush the pipeline before the next iteration of the outer L2 loop begins.

Pipeline the innermost L2 for loop. This can be done by adding a pipeline directive to the spmv code from Figure [6.2.](#page-126-0) What is the achieved initiation interval (II)? What happens to the results as you specify an II argument, and increase or decrease the target II?

Looking at this behavior, we see that there are several factors limiting the performance of the loop. One factor is the recurrence through the adder that limits the achieved loop II. A second factor is that iterations of the outer loop are not pipelined. An efficient solution for sparse matrixvector multiply would likely come close to using each multiplier and adder every clock cycle. This design is far from that.

In Section [4.3](#page-85-0) we explored several design optimization techniques, including pipelining different loops, loop unrolling, and array partitioning. Understanding the tradeoffs between these techniques can be somewhat challenging, since they are often dependent on what another. We must often apply these techniques together with a carefully chosen goal in mind in order to get a benefit and applying one technique without applying another technique can actually make matters worse. For instance, when performing loop unrolling, the designer must be careful to understand the effects that this has upon memory accesses. Increasing the number of operations that can execute concurrently doesn't help if performance is limited by available memory ports. Similarly, providing more memory ports if there are insufficient operations to utilize those memory ports (or if the addresses of each memory operation can't be easily partitioned) can also incur a resource cost without increasing performance.

To see some of the complexity in applying these combinations of transforms, we encourage you to perform the following exercise:

Synthesize the spmv design using the directives specified in each of the ten cases from Table [6.1.](#page-132-0) Each case has different pipeline, unroll, and partitioning directives for the different loops and arrays. These partitionings should be done across the three arrays (values, columnIndex, and x). What sort of trends do you see? Does increasing the unroll and partitioning factors help or hurt when it comes to utilization? How about performance? Why?

Table 6.1: Potential optimizations for sparse matrix-vector multiplication.

If you performed the previous exercise, you should have seen that blindly applying optimization directives may not always provide you with the expected results. It is usually more effective to consider the properties of an application under design, and to select optimizations with a particular design goal in mind. Of course, this requires some intuition behind the capabilities and limitations of a particular tool being used. While it is certainly difficult (perhaps impossible?) to understand every detail of a complex tool like Vivado[®] HLS, we can build a mental model of the most critical aspects.

One of the options we considered in cases 3 and 4 above was to increase pipeline outer loops, such as the L1 loop in this code, rather than inner loops. This transformation has the effect of increasing the potential parallelism within one task. In order to perform this optimization, the Vivado® HLS tool must fully unroll inner loops, like the L2 loop in this code. If full unrolling is possible, this can reduce the cost of calculating the loop bounds and can also eliminate recurrences in the code. However, in this code, the inner loop cannot be unrolled by Vivado[®] HLS because the loop bound is not constant.

Add a directive to pipeline the outermost L1 loop, i.e., implement case 3 above. What is the initiation interval (II) when you do not set a target II? What happens to the utilization? How does explicitly increasing the II change the utilization results? How does this compare to pipelining the L2 loop? How does this compare to the baseline design (no directives)? What is happening when you attempt to pipeline this outer loop? (hint: check the synthesis log)

Another option to increase parallelism is [partial loop unrolling](#page-257-1) of the inner loop, as in cases 5 through 10. This transformation exposes more parallelism by allowing more operations from the same loop iteration to be executed concurrently. In some cases, more operations can increase performance by enabling Vivado[®] HLS to instantiate more operators when pipelining the inner loop. However, in this case it is still difficult to improve the II of the inner loop because of the recurrence through the inner loop. However, in this case, because we have an II greater than 1, many of those operations can be shared on the same operators.

An partially unrolled version of the code is shown in Figure [6.6.](#page-134-0) In this code, the L2 loop has been split into two loops labeled L2 1 and L2 2. The innermost L2 2 executes a parameterized number of times, given by the compile-time parameter S. The body of the inner loop contains the body of the original L2 loop, along with a condition that arises from the loop bound of the original L2 loop. In this code, we now have an arbitrary number of multiply and add operations to execute in the body of the L2₋₁ loop, given by the parameter S, and a single recurrence through the accumulation $y0 \rightarrow yt$.

Note that the code in Figure [6.6](#page-134-0) is slightly different from the code that is generated from automatic loop unrolling. Automatic loop unrolling duplicates operations, but must also preserve the order of each operation (additions in this case). This results in a long chain of operation dependencies in the inner loop shown on the left side of Figure [6.7.](#page-134-1) Reordering the operations results in operation dependencies show on the right side of the figure. In this case, only the final accumulation results in a recurrence. When using floating-point data types, this reordering of operations can slightly change the behavior of the program, so Vivado[®] HLS does not apply this kind of operation reordering automatically.

A possible implementation of this design is shown in Figure [6.8.](#page-135-0) In this case, $S = 3$ to match the best achievable II where there is a latency of 3 through the adder. In this case, we see that all the operations have been successfully shared on a single multiplier and adder. Comparing this behavior to the behavior in Figure [6.5,](#page-131-0) we see that there are some disadvantages. In particular, the depth of the pipeline of the inner loop is much longer, which implies that the number of cycles to flush the pipeline to start a new iterations of the outer L1 loop is much larger. Processing of

```
#include "spmv.h"
const static int S = 7;
void spmv(int rowPtr[NUM_ROWS+1], int columnIndex[NNZ],
DTYPE values[NNZ], DTYPE y[SIZE], DTYPE x[SIZE])
{
    L1: for (int i = 0; i < NUM_ROWS; i++) {
        DTYPE y0 = 0;
        L2_1: for (int k = rowPtr[i]; k < rowPtr[i+1]; k += S) {
             #pragma HLS pipeline II=S
            DTYPE yt = values[k] * x[columnIndex[k]];
            L2_2: for(int j = 1; j < S; j++) {
                \textbf{if}(k+j < \text{rowPtr}[i+1])\ \{yt += values[k+j] * x[columnIndex[k+j]];}
             }
            y0 == yt;}
        y[i] = y0;}
}
```
Figure 6.6: A partially unrolled version of the spmv code from Figure [6.2.](#page-126-0)

Figure 6.7: Two different partially unrolled versions of an accumulation. The version on the left has a recurrence with three additions, whereas the version on right only has one addition in the recurrence.

Figure 6.8: Architecture and behavior of the spmv code based on the partially unrolled and pipelined inner loop shown in Figure [6.6.](#page-134-0)

the non-zero elements in a row also occurs in blocks of size S. A row with 3 elements takes exactly the same time to compute as a row with one element. The remaining operations which are still scheduled in the loop pipeline must still 'execute' even though their results are discarded. In order to rigorously compare the characteristics of the two designs, we need to understand the expected number of non-zero elements in each row of the matrix. Fewer non-zero elements in each line would favor the first implementation, while more non-zero elements in each line would favor the second implementation.

Notice that there is, to some extent a chicken-and-egg problem here. We need to know the target device and clock period to determine the number of pipeline stages required for the adder to meet timing. Only after we know the number of pipeline stages (perhaps by running with S=1 and investigating the Vivado[®] HLS logs to identify the adder recurrence) can we select an appropriate version of the parameter S that achieves $II=1$. Once we've determined S, we can run [C/RTL](#page-256-0) [cosimulation](#page-256-0) to determine the achieved performance on a set of benchmark test data. Because of the variable loop bounds, the achieved performance is data-dependent so we might have to explore different values of S to determine the value that maximizes performance. Changing the target device or clock period might affect all of these decisions! Although it may seem like high-level synthesis provides little assistance in solving this problem, it's still much faster (and possible to easily script) compared to evaluating each new version with a new [RTL](#page-260-3) design that must be verified!

The behavior in Figure [6.8](#page-135-0) is achieved when S is the same as the number of pipeline stages for the adder. What happens to the behavior when S is set larger? What happens to the behavior when is it set smaller? What happens when the target II is smaller than S? What happens when the target II is larger?

6.7 Conclusion

In this chapter, we looked at sparse matrix-vector multiplication (SpMV). This continues our study of matrix operations. This operation is particularly interesting because it uses a unique data structure. In order to reduce the amount of storage, the matrix is stored in a compressed row storage format. This requires a design that uses some indirect references to find the appropriate entry in the matrix.

This chapter is the first to discuss at length the testing and simulation abilities of the Vivado[®] HLS tool. We provide a simple testbench for SpMV and describe how it can be integrated into the HLS work-flow. Additionally, we describe the C/RTL cosimulation features of the Vivado[®] HLS tool. This is particularly important for us in order to get precise performance results. The task interval and task latency depends upon the input data. The less sparse the matrix, the more computation that must be performed. The cosimulation provides a precise trace of execution using the given testbench. This allows the tool to compute the clock cycles to include in the performance results. Finally, we discuss optimizing the code using loop optimizations and array partitioning.

Chapter 7 Matrix Multiplication

This chapter looks at a bit more complex design – matrix multiplication. We consider two different versions. We start with a "straightforward" implementation, i.e., one that takes two matrices as inputs and outputs the result of their multiplication. We call this complete matrix multiplication. Then, we look at a block matrix multiplication. Here the input matrices are feed into the function in portions, and the function computes partial results.

7.1 Background

Matrix multiplication is a binary operation that combines two matrices into a third. The operation itself can be described as a linear operation on the vectors that compose the two matrices. The most common form of matrix multiplication is call the *matrix product*. The matrix product \mathbf{AB} creates an $n \times p$ matrix when matrix **A** has dimensions $n \times m$ and matrix **B** has dimensions $m \times p$.

More precisely, we define the following:

$$
\mathbf{A} = \begin{bmatrix} A_{11} & A_{12} & \cdots & A_{1m} \\ A_{21} & A_{22} & \cdots & A_{2m} \\ \vdots & \vdots & \ddots & \vdots \\ A_{n1} & A_{n2} & \cdots & A_{nm} \end{bmatrix}, \quad \mathbf{B} = \begin{bmatrix} B_{11} & B_{12} & \cdots & B_{1p} \\ B_{21} & B_{22} & \cdots & B_{2p} \\ \vdots & \vdots & \ddots & \vdots \\ B_{m1} & B_{m2} & \cdots & B_{mp} \end{bmatrix}
$$
(7.1)

$$
\mathbf{AB} = \begin{bmatrix} (\mathbf{AB})_{11} & (\mathbf{AB})_{12} & \cdots & (\mathbf{AB})_{1p} \\ (\mathbf{AB})_{21} & (\mathbf{AB})_{22} & \cdots & (\mathbf{AB})_{2p} \\ \vdots & \vdots & \ddots & \vdots \\ (\mathbf{AB})_{n1} & (\mathbf{AB})_{n2} & \cdots & (\mathbf{AB})_{2p} \end{bmatrix}
$$
(7.2)

 $\left(\mathbf{AB}\right)_{n1}$ $\left(\mathbf{AB}\right)_{n2}$ \cdots $\left(\mathbf{AB}\right)_{np}$

where the operation $(\mathbf{AB})_{ij}$ is defined as $(\mathbf{AB})_{ij} = \sum_{k=1}^{m} A_{ik} B_{kj}$.

Now we provide a simple example. Let

$$
\mathbf{A} = \begin{bmatrix} A_{11} & A_{12} & A_{13} \\ A_{21} & A_{22} & A_{23} \end{bmatrix}, \quad \mathbf{B} = \begin{bmatrix} B_{11} & B_{12} \\ B_{21} & B_{22} \\ B_{31} & B_{32} \end{bmatrix}
$$
(7.3)

The result of the matrix product is

$$
\mathbf{AB} = \begin{bmatrix} A_{11}B_{11} + A_{12}B_{21} + A_{13}B_{31} & A_{11}B_{12} + A_{12}B_{22} + A_{13}B_{32} \\ A_{21}B_{11} + A_{22}B_{21} + A_{23}B_{31} & A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} \end{bmatrix}
$$
(7.4)

```
void matrixmul(int A[N][M], int B[M][P], int AB[N][P]) {
    #pragma HLS ARRAY_RESHAPE variable=A complete dim=2
    #pragma HLS ARRAY RESHAPE variable=B complete dim=1
    /* for each row and column of AB */row: for(int i = 0; i < N; ++i) {
        col: for(int j = 0; j < P; ++j) {
            #pragma HLS PIPELINE II=1
            /∗ compute (AB)i,j ∗/
            int ABii = 0;
            product: for(int k = 0; k < M; ++k) {
                ABij += A[i][k] * B[k][j];}
            AB[i][j] = ABij;}
    }
}
```
Figure 7.1: A common three **for** loop structure for matrix multiplication. The outer **for** loops, labeled rows and cols, iterate across the rows and columns of the output matrix AB. The innermost loop, labeled **product** multiplies the appropriate elements of one row of **A** and one column of **B** and accumulates them until it has the result for the element in AB .

Matrix multiplication is a fundamental operation in numerical algorithms. Computing the product between large matrices can take a significant amount of time. Therefore, it is critically important part of many of problems in numerical computing. Fundamentally, matrices represent linear transforms between vector spaces; matrix multiplication provides way to compose the linear transforms. Applications include linearly changing coordinates (e.g., translation, rotation in graphics), high dimensional problems in statistical physics (e.g., transfer-matrix method), and graph operations (e.g., determining if a path exists from one vertex to another). Thus it is a well studied problem, and there are many algorithms that aim to increase its performance, and reduce the memory usage.

7.2 Complete Matrix Multiplication

We start our optimization process with perhaps the most common method to compute a matrix multiplication – using three nested **for** loops. Figure [7.1](#page-139-0) provides the code for such an implementation. The outer for loops, labeled rows and cols, iterate across the rows and columns of the output matrix \bf{AB} . The innermost **for** loop computes a dot product of one row of \bf{A} and one column of B. Each dot product is a completely independent set of computations that results in one element of AB. Conceptually, we are performing P matrix-vector multiplications, one for each column of B.

In this case, we've applied a **pipeline** directive to the colloop with a target initiation interval of 1. The result is that the innermost **for** loop is fully unrolled, and we expect the resulting circuit include roughly M multiply-add operators and to have an interval of roughly $N * P$ cycles. As discussed in Chapter [4,](#page-80-0) this is only one reasonable choice. We could choose to place the **pipeline** directive in different locations in the function with the goal of achieving different resource-throughput tradeoffs. For instance, placing the same directive at the top of the function (outside all of the **for** loops) will result in all of the loops being completely unrolled, which would take roughly $N * M * P$ multiply-add operators and would have an interval of 1 cycle. Placing it inside the row loop would result in roughly $M * P$ multiply-add operators and an interval of roughly N cycles. These design points are relatively easy to achieve, given the corresponding array partitioning. It's also possible to pipeline the innermost loop with the goal of achieving a design with only one multiply-add operator, although achieving an $II=1$ implementation at high clock frequencies can be difficult because of the recurrence involved in the accumulation of variable ABij. We can also partially unroll different loops to achieve yet more design points. The fundamental tradeoff here is between the complexity of the resulting architecture, i.e., the number of multiply-add operators, and performance, i.e., the number of cycles that the hardware is busy. In an ideal world, each doubling of the resource usage should result in exactly half the number of clock cycles being required, although in practice such 'perfect scaling' is difficult to achieve.

Change the location of the pipeline directive. How does the location effect the resource usage? How does it change the performance? Which alternative provides the best performance in terms of function interval? Which provides the smallest resource usage? Where do you think is the best place for the directive? Would increasing the size of the matrices change your decision?

Executing large numbers of operations every cycle requires being able to supply all of the required operands and to store the results of each operation. Previously we have used the **array partition** directive to increase the number of accesses that can be performed on each memory. As long as the partition of the array that each memory access can be determined at compile time, then array partitioning is a simple and efficient way to increase the number of memory accesses that can be performed each clock cycle. In this case, we use the slightly different **array reshape** directive to perform array partitioning. This directive not only partitions the address space of the memory into separate memory blocks, but then recombines the memory blocks into a single memory. This transformation increases the data width of the memory used to store the array, but doesn't change the overall number of bits being stored. The difference is shown in Figure [7.2.](#page-141-0)

Both **array reshape** and **array partition** increase the number of array elements that can be read each clock cycle. They also support the same options, enabling cyclic and block partitions or partitioning along different dimensions of a multi-dimensional array. In the case of **array reshape**, the elements must each have the same address in the transformed array, whereas with **array partition**. the addresses in the transformed array can be unrelated. Although it may seem like one would always want to use **array partition** because it is more flexible, it makes each individual memory smaller, which can sometimes result in inefficient memory usage. The **array reshape** directive results in larger memory blocks, which can sometimes be mapped more efficiently into primitive FPGA resources. In particular, the smallest granularity of [block RAM \(BRAM\)](#page-260-4) blocks in Xilinx Virtex Ultrascale+ devices is 18 Kbits with several different supported combination of depths and widths. When the partitions of an array become smaller than around 18Kbits, then BRAMs are no longer used efficiently. If we start with an original array which is a 4-bit array with dimensions [1024][4], this array can fit in a single [BRAM](#page-260-4) resource configured as a 4Kbit x 4 memory. Partitioning this array completely in the second dimension would result in 4 1Kbit x 4 memories, each of which are much smaller than one one [BRAM](#page-260-4) resource. Reshaping the array instead using the **array reshape** directive results in a memory which is $1Kbit \times 16$, a supported [BRAM](#page-260-4) configuration.

Figure 7.2: Three different implementations of a two-dimensional array. On the left is the original array consisting of $N * M$ elements. In the middle, the array has been transformed using the **array partition** directive, resulting in M memories, each with N elements. On the right, the array has been transformed using the **array reshape** directive, resulting in one memory with N locations and each location contains M elements of the original array.

Note that this partitioning is effective because the partitioned dimension (dimension 2 of A or dimension 1 of B) is indexed by a constant. In addition, the non-partitioned dimension is indexed by the same (variable) value. When partitioning multi-dimensional arrays, this is a good rule of thumb to identify which dimension should be partitioned.

Remove the **array_reshape** directives. How does this effect the performance? How does it change the resource usage? Does it make sense to use any other **array reshape** directives (with different arguments) on these arrays? In this case, how does the result differ if you use the array_reshape directive instead?

The size of the arrays can have a substantial effect on the optimizations that you wish to perform. Some applications might use very small matrices, say 2×2 or 4×4 . In this cases, it may be desirable to implement a design with the absolute highest performance, which is generally achieved by applying the **pipeline** directive on the entire function. As the size of the arrays increase, in the range of 32×32 , this approach quickly become infeasible because of the resource limits available in a single device. There will simply not be enough DSP resources to implement that many multiplications every clock cycle or enough external bandwidth to get get data on and off the chip. Many FPGA designs are often coupled to the data rates of other components in a system, such as an Analog to Digital (A/D) converter, or the symbol rate in a communication system. In these designs it is common to instead apply the **pipeline** directive on inner loops with the goal of matching the interval of the computation with the data rate in a system. In such cases, we often need to explore different resource-throughput tradeoffs by moving the **pipeline** directive into an inner loop or partially unrolling loops. When dealing with very large matrices containing thousands or millions of elements, we often need to take into account more complex architectural considerations. The next section discusses a common approach to scaling matrix multiply to larger designs, called *blocking* or *tiling*.

Optimize your design for the 128×128 matrix multiplication. Then start increasing the size of the matrices by a factor of two (to 512×512 , 1024×1024 , 2048×2048 , etc. How does this effect the resource usage and performance? How about the runtime of the tool? What is the best way to optimize for large large matrix sizes?

7.3 Block Matrix Multiplication

A block matrix is interpreted as being partitioned into different submatrices. This can be visualized by drawing different horizontal and vertical lines across the elements of the matrix. The resulting "blocks" can be viewed as submatrices of the original matrix. Alternatively, we can view the original matrix as a matrix of blocks. This naturally leads to many hierarchical algorithms in Linear Algebra where we compute matrix operations, such as matrix multiply, on large block matrices by decomposing them into smaller matrix operations on the blocks themselves.

For instance, when we talk about the matrix multiplication operation between matrix A and **B** in Equations [7.3](#page-138-0) and [7.4,](#page-138-1) we might normally think of each element of the matrices A_{11} or B_{23} as a single number or perhaps a complex number. Alternatively, we can consider each element in these matrix operations as a block of the original matrix. In this case, as long as the sizes of the individual blocks are compatible, we simply have to perform the correct matrix operations instead of the original scalar operations. For instance, to compute AB_{11} , we would need to compute two matrix products and two matrix sums to compute $A_{11}B_{11} + A_{12}B_{21} + A_{13}B_{31}$.

Matrix blocking turns out to be a very useful technique for a number of reasons. One reason is that blocking is an easy way to find more structure in the algorithm that we can explore. In fact, some of the optimizations that we have already seen as loop transformations, such as loop unrolling, can be viewed as specific simple forms of blocking. Another reason is that we can choose to block a matrix according to the natural structure of the matrix. If a matrix has a large block of zeros, then many individual products may be zero. If we want to skip these individual products then this can be difficult in a statically schedule pipeline, whereas it may be easier to skip a large block of zeros. Many matrices are *block-diagonal* where the blocks on the diagonal are non-zero and blocks off the diagonal are zero. Yet another reason is that the blocked decomposition results in lots of smaller problems operating on smaller sets of data. This increases the data locality of a computation. In processor systems, it is common to choose block sizes that conveniently match the memory hierarchy of a processor or the natural size of the vector data types supported by the processor. Similarly, in FPGAs we can choose the blocking sizes to match the available on-chip memory size or to the number of multiply-add operators that we can budget to support.

Until now, we have assumed that accelerators always have all of their data available before the start of a task. However in designs dealing with large datasets, such as large matrices, this can sometimes be an unneeded constraint. Since it is unlikely that our accelerator will be able to process all input data immediately, we can build an accelerator that receives input data only right before it is needed. This allows an accelerator to more efficiently use the available on-chip memory. We call this a *streaming architecture* since we transfer the input data (and potentially the output data) one portion at a time rather than all at once.

Streaming architectures are common in many applications. In some cases this is because of a conscious design choice that we make to decompose a large computation into multiple smaller computations. For instance, we may design a matrix multiplication system that reads and processes one block of data at a time from external memory. In other cases, we might process a stream of data because the data is being sampled in real time from the physical world, for instance, from an A/D converter. In other cases, the data we are processing may simply be created in sequence from a previous computation or accelerator. In fact, we've already seen an instance of this in Section [5.4.](#page-118-0)

One potential advantage of streaming is a reduction in the memory that we can use to store the input and output data. The assumption here is that we can operate on the data in portions, create partial results, and then we are done with that data, thus we do not need to store it. When the next data arrives, we can overwrite the old data resulting in smaller memories.

In the following, we develop a streaming architecture for matrix multiplication. We divide the input arrays A and B into blocks, which are a contiguous set of rows and columns, respectively. Using these blocks, we compute a portion of the product **AB**. Then we stream the next set of blocks, compute another portion of AB until the entire matrix multiplication is complete.

Figure [7.3](#page-144-0) provides the a description of the streaming architecture that we create. Our architecture has a variable BLOCK SIZE that indicates the number of rows that we take from the A matrix on each execution, the number of columns taken from the B matrix, and the BLOCK SIZE \times BLOCK SIZE result matrix corresponding to the data that we compute each time for the AB matrix.

The example in Figure [7.3](#page-144-0) uses a BLOCK_SIZE $= 2$. Thus we take two rows from A, and two columns from B on each execution of the streaming architecture that we define. The result of each call to the blockmatmul function is a 2×2 matrix for the **AB** architecture.

Since we are dealing with 4×4 matrices in the example, we need to do this process four times. Each time we get a 2×2 set of results for the **AB** matrix. The figure shows a progression of the rows and columns that we send. In Figure [7.3](#page-144-0) a) we send the first two rows of \bf{A} and the first two columns of **B**. The function will compute a 2×2 matrix corresponding to the first two elements in the rows and columns of the resulting matrix AB.

In Figure [7.3](#page-144-0) b), we use again the first two rows of \bf{A} , but this time we send the last two columns of B. We do not need to resend the data from the rows of A since they are the same as the previous data from the previous execution. And we get the results for the 2×2 matrix corresponding to the data in "upper left" corner of AB.

Figure [7.3](#page-144-0) c) sends different data for both the A and B matrices. This time we send the last two rows of A and the first two columns of B. The results from this computation provide the "lower left" corner of the AB matrix.

The final execution of the streaming block matrix multiply, shown in Figure [7.3](#page-144-0) d), uses the same last two rows of the A matrix from the previous iteration. And it sends the last two columns of the B matrix. The result provides the elements in the "lower right" corner of the AB matrix.

Before we show the code for the block matrix multiplication, we define some data types that we will use. Figure [7.4](#page-145-0) shows the header file for the project. We create a custom data type DTYPE that specifies the type of data that we will multiply in the A and B matrices, and the corresponding AB matrix. This is currently set to an **int** data type.

It is good coding practice to use a custom data type in your designs. This allows you to easily change the data type, and to have one source of information so that you do not have errors when changing the data type in the future design iterations. And it is quite common to
a)

b)

c)

d)

	A_{11} A_{12} A_{13} A_{14}				B_{11} B_{12} B_{13} B_{14}				$AB_{11}AB_{12}AB_{13}AB_{14}$	
	A_{21} A_{22} A_{23} A_{24}				B_{21} B_{22} B_{23} B_{24}				$AB_{21}AB_{22}AB_{23}AB_{24}$	
	A_{31} A_{32} A_{33} A_{34}				B_{31} B_{32} B_{33} B_{34}				$AB_{31}AB_{32}AB_{33}AB_{34}$	
	A_{41} A_{42} A_{43} A_{44}				B_{41} B_{42} B_{43} B_{44}				AB_{41} AB_{42} AB_{43} AB_{44}	

Figure 7.3: One possible blocked decomposition of the matrix multiplication of two 4×4 matrices. The entire **AB** product is decomposed into four matrix multiply operations operating on a 2×4 block of ${\bf A}$ and a 4×2 block of ${\bf B}.$

#ifndef _BLOCK_MM_H_ #define _BLOCK_MM_H_ #include "hls stream.h" $#include <$ $<$ iostream $>$ $#include$ <iomanip> #include <vector> using namespace std;

typedef int DTYPE; const int $SIZE = 8$; const int BLOCK_SIZE $= 4$;

typedef struct { DTYPE a[BLOCK_SIZE]; } blockvec;

typedef struct { DTYPE out[BLOCK_SIZE][BLOCK_SIZE]; } blockmat;

void blockmatmul(hls::stream<blockvec> &Arows, hls::stream<blockvec> &Bcols, blockmat & ABpartial, DTYPE iteration); #endif

Figure 7.4: The header file for the block matrix multiplication architecture. The file defines the data types used within the function, the key constants, and the blockmatmul function interface.

change the data type over the course of the design. For example, first you may start out with a **float** or **double** type while you get a functionally correct design. This also provides a baseline for error since later you will likely change your design to use fixed point data type. Fixed point data can reduce the number of resources, and increase the performance potentially at the cost of a reduction in the precision of the resulting data. You will likely try many different fixed point types until you find the right tradeoff between accuracy/error, performance, and resource usage.

SIZE determines the number of rows and columns in the matrices to be multiplied. We limit this to square matrices although handling arbitrary matrix sizes could be done by changing the code in a number of different places. We leave that as an exercise for the reader.

Change the code to allow it to handle matrices of arbitrary size.

The BLOCK SIZE variable defines the number of rows from A and the number of columns from B that we operate upon in each execution. This also defines how much data that we stream at one time into the function. The output data that we receive from the function at each execution is an BLOCK SIZE \times BLOCK SIZE portion of the AB matrix.

The blockvec data type is used to transfer the BLOCK SIZE rows of A and columns of B to the function on each execution. The blockmat data type is where we store the partial results for the AB matrix.

Finally, the blockmat data type is a structure consisting of an BLOCK SIZE \times BLOCK SIZE array. This holds the resulting values from one execution of the matrmatmul function.

The function prototype itself takes the two inputs which are both of the type hls::stream
shockvec> &. These are a sequence of blockvec data. Remember that a blockvec is a data type that consists of an array with BLOCK SIZE elements.

The hls::stream $\langle \rangle$ template class is one way in Vivado[®] HLS of creating a FIFO data structure that works well in simulation and synthesis. The samples are sent in sequential order using the write() function, and retrieved using the read() function. This library was developed since streaming is a common methodology for passing data in hardware design, yet this same operation can be modeled in many different ways using the C programming language, for instance, by using arrays. In particular, it can be difficult for the Vivado[®] HLS tool to infer streaming behaviors when dealing complex access patterns or multi-dimensional arrays. The built-in stream library enables the programmer to explicitly specify the order of stream accesses, avoiding any limitations of this inference.

The hls::stream class must always be passed by reference between functions, e.g., as we have done in the blockmatmul function in Figure [7.5.](#page-147-0)

The code for executing one part of the streaming block matrix multiplication is shown in Figure [7.5.](#page-147-0) The code has three portions denoted by the labels loadA, partialsum, and writeoutput.

The first part of the code, denoted by the loadA label, is only executed on certain conditions, more precisely when it $\%$ (SIZE/BLOCK_SIZE) = 0. This is done to save some time in the cases when we can reuse the data from the **A** matrix from the previous execution of the function.

```
#include "block_mm.h"
void blockmatmul(hls::stream<br/>blockvec> &Arows, hls::stream<br/>blockvec> &Bcols,
             blockmat &ABpartial, int it) {
   #pragma HLS DATAFLOW
   int counter = it % (SIZE/BLOCK_SIZE);
   static DTYPE A[BLOCK SIZE][SIZE];
   if(counter == 0){ //only load the A rows when necessary
      loadA: for(int i = 0; i < SIZE; i++) {
          blockvec tempA = Arows.read();
          for(int j = 0; j < BLOCK_SIZE; j++) {
             #pragma HLS PIPELINE II=1
             A[j][i] = tempA.a[j];}
      }
   }
   DTYPE AB[BLOCK_SIZE][BLOCK_SIZE] = \{ 0 \};
   partialsum: for(int k=0; k < SIZE; k++) {
      blockvec tempB = Bcols.read();
      for(int i = 0; i < BLOCK_SIZE; i++) {
          for(int j = 0; j < BLOCK_SIZE; j++) {
             AB[i][j] = AB[i][j] + A[i][k] * tempB.a[j];}
      }
   }
   writeoutput: for(int i = 0; i < BLOCK_SIZE; i++) {
      for(int j = 0; j < BLOCK_SIZE; j++) {
          ABpartial.out[i][j] = AB[i][j];
      }
   }
}
```
Figure 7.5: The blockmatmul function takes a BLOCK SIZE set of rows from A matrix, a BLOCK SIZE set of columns from the **B** matrix, and creates a BLOCK SIZE \times BLOCK SIZE partial result for the AB matrix. The first part of the code (denoted by the label loadA) stores the rows from \bf{A} into a local memory, the second part in the nested partialsum for performs the computation for the partial results, and the final part (with the writeoutput label) takes these results and puts them the proper form to return from the function.

Remember that in each execution of this blockmatmul function we send BLOCK SIZE rows from the A matrix and BLOCK SIZE columns from the B matrix. We send multiple BLOCK SIZE of columns for each BLOCK SIZE of rows from A. The variable it keeps track of the number of times that we have called the blockmatmul function. Thus, we do a check on each execution of the function to determine if we need to load the rows from A. When we do not, this saves us some time. When it is executed, it simply pulls data from the Arows stream and puts it into a static local two-dimensional matrix A[BLOCK_SIZE][SIZE].

Fully understanding this code requires some explanation about the stream class, and how we are using it. The stream variable Arows has elements of the type blockvec. A blockvec is a matrix of size BLOCK SIZE. We use this in the following manner; each element in the Arows stream has an array that holds one element from each of the BLOCK SIZE rows of the A matrix. Thus, in each call the the blockmatmul function, the Arows stream will have SIZE elements in it, each of those holding one of each of the BLOCK SIZE rows. The statement temp $A =$ Arows.read() takes one element from the Arows stream. Then we load each of these elements into the appropriate index in the local A matrix.

The stream class overloads the $<<$ operator to be equivalent to the read() function. Thus, the statements temp $A =$ Arows.read() and temp $A \ll$ Arows perform the same operation.

The next part of the computation calculates the partial sums. This is the bulk of the computation in the blockmatmul function.

The Bcols stream variable is utilized in a very similar manner to the Arows variable. However, instead of storing rows of A, it stores the data corresponding the columns of B that the current execution of the function is computing upon. Every call of the blockmatmul function will provide new data for the columns of the B matrix. Thus, we do not need to conditionally load this data as we do with the A matrix. The function itself works in a very similar manner to that from the matmul in Figure [7.1](#page-139-0) except that we are only calculating $\text{BLOCK}_SIZE \times \text{BLOCK}_SIZE$ results from the AB matrix. Thus we only have to iterate across BLOCK SIZE rows of A and BLOCK SIZE columns of B. But each row and column has SIZE elements, hence the bounds on the outer for loop.

The final portion of the function moves the data from the local AB array, which has dimensions of BLOCK_SIZE \times BLOCK_SIZE; this holds the partial results of the **AB** output matrix.

Of the three parts of the function, the middle part, which calculates the partial sum, requires the most computation. By inspecting the code, we can see that this part has three nested for loops with a total of SIZE \times BLOCK SIZE \times BLOCK SIZE iterations. The first part has SIZE \times BLOCK SIZE iterations; and the last part has BLOCK SIZE \times BLOCK SIZE iterations. Thus, we should focus our optimizations on the middle part, i.e., the **partialsum** nested **for** loops.

The common starting point for optimizations of nested **for** loops is to pipeline the innermost for loop. Then, if that does not require too many resources, the designer can move the pipeline directive into higher level for loops. Whether the resulting design consume too many resource depends upon the specified BLOCK SIZE; if this is small, then it is likely worth moving the **pipeline** directive. It may even be worthwhile to move it inside the outermost for loop. This will unroll the two inner for loops and thus very likely increase the resource usage by a substantial amount. However, it will increase the performance.

How does changing the BLOCK SIZE effect the performance and resource usage? How about changing the SIZE constant? How does moving the **pipeline** directive across the three different nested **for** loops in the **partialsum** portion of the function change the performance and resource usage?

The dataflow directive at the start of the function creates a pipeline across the portions of the function, i.e., the loadA for loop, the partialsum nested for loop, and the writeoutput for loop. Using this directive will decrease the interval of the blockmatmul function. However, this is limited by the largest interval of all three of the portions of the code. That is, the maximum interval for the blockmatmul function – let us call it interval(blockmatmul) – is greater than or equal to the the interval of the three parts which are defined as interval(loadA), interval(partialsum), and interval(writeoutput). More formally,

$$
interval(\texttt{blockmatmul}) \ge \max(interval(\texttt{loadA}), interval(\texttt{partialsum}),
$$

$$
interval(\texttt{writeoutput}))
$$
(7.5)

We need to keep Equation [7.5](#page-149-0) in mind as we optimize the **blockmatmul** function. For example, assume that interval(partialsum) is much larger than the other two portions of the function. Any performance optimizations that minimize interval(loadA) and interval(writeoutput) are useless since the function interval, i.e., interval(blockmatmul) would not decrease. Thus, the designer should focus any performance optimization effort to decrease interval(partialsum), i.e., target performance optimizations on those three nested for loops.

It is important to note that this only applies to performance optimizations. The designer can (and should) optimize the resource usage of these other two parts. In fact, they are ripe for such optimizations since reducing the resource usage often increases the interval and/or latency. In this case, it is ok to increase the interval as it will not effect the overall performance of the blockmatmul function. In fact, the ideal case is to optimize all three parts of the function such that they all have the same interval, assuming that we can easily tradeoff between the interval and resource usage (which is not always the case).

The testbench for the blockmatmul function is shown in Figures [7.6](#page-151-0) and [7.7.](#page-152-0) We split it across two figures to make it more readable since it is a longer piece of code. Up until this point, we have not shown the testbenches. We show this testbench for several reasons. First, it provides insight into how the blockmatmul function works. In particular, it partitions the input matrices into blocks and feeds them into the blockmatmul function in a block by block manner. Second, it gives a complex usage scenario for using stream template for simulation. Finally, it gives the reader an idea about how to properly design testbenches.

The matmatmul sw function is a simple three **for** loop implementation of matrix multiplication. It takes two two-dimensional matrices as inputs, and outputs a single two-dimensional matrix. It is very similar to what we have seen in the matrixmul function in Figure [7.1.](#page-139-0) We use this to compare our results from the blocked matrix multiplication hardware version.

Let us focus on the first half of the testbench shown in Figure [7.6.](#page-151-0) The beginning block of code initializes variables of the rest of the function. The variable fail keeps track of whether the matrix multiplication was done correctly. We will check this later in the function. The variables strm_matrix1 and strm_matrix2 are hls:stream <> variables that hold the rows and columns of the A and B matrices, respectively. Each element of these stream variables is a \lt blockvec \gt . Referring back at the block mm.h file in Figure [7.4,](#page-145-0) we recall that a blockvec is defined as an array of data; we will use each blockvec to store one row or column of data.

The stream variable resides in the hls namespace. Thus, we can use that namespace and forgo the hls::stream and instead simply use stream. However, the preferred usage is to keep the hls:: in front of the stream to insure code readers that the stream is relevant to Vivado[®] HLS and not C construct from another library. Also, it avoids having to deal with any potential conflicts that may occur by introducing a new namespace.

The next definitions in this beginning block of code are the variables strm matrix1 element and strm matrix2 element. These two variables are used as placeholders to populate each blockvec variable that we write into the strm matrix1 and strm matrix2 stream variables. The block out variable is used to store the output results from the blockmatmul function. Note that this variable uses the data type blockmat which is a two-dimensional array of BLOCK SIZE \times BLOCK SIZE as defined in the block_mm.h header file (see Figure [7.4\)](#page-145-0). The final definitions are A, B, matrix_swout, and matrix hwout. These are all SIZE \times SIZE two-dimensional arrays with the DTYPE data type.

You can name the streams using an initializer. This is good practice as it gives better error messages. Without the name, the error message provides a generic reference to the stream with the data type. If you have multiple stream declarations with the same data type, then you will have to figure out which stream the error is referring to. Naming the stream variable is done by giving the variable an argument which is the name, e.g., h ls::stream
blockvec> strm_matrix1("strm_matrix1");.

The next set of nested initmatrices for loops sets the values of the four two-dimensional arrays A, B, matrix swout, and matrix hwout. The variables A and B are input matrices. These are initialized to a random value between [0, 512). We picked the number 512 for no particular reason other than it can fit any 9 bit value. Keep in mind that while the DTYPE is set as an **int**, and thus has significantly more range than (0.512) , we often move to fixed point values with much smaller ranges later in the design optimization process. The matrix swout and matrix hwout are both initialized to 0. These are filled in later by calls to the functions matmatmul sw and blockmatmul.

The second part of the testbench is continued in Figure [7.7.](#page-152-0) This has the last portion of the code from the main function.

The first part of this figure has a complex set of nested **for** loops. The overall goal of the computation in these for loops is to set up the data from the input matrices \bf{A} and \bf{B} so that it can be streamed to the blockmatmul function. Then the results of the blockmatmul function are stored in the matrix hwout array.

The outer two **for** loops are used to step across the input arrays in a blocked manner. You can see that these both iterate by a step of BLOCK_SIZE. The next two for loops write rows from A into strm_matrix1_element and the columns from **B** into strm_matrix2_element. It does this in an element by element fashion by using the variable k to access the individual values from the rows (columns) and write these into the one dimensional array for each of these "elements". Remember that both strm matrix1 element and strm matrix2 element have the datatype blockvec, which is a one dimensional array of size BLOCK SIZE. It is meant to hold BLOCK SIZE elements from each row or column. The inner for loop iterates BLOCK_SIZE times. The strm_matrix1 and strm_matrix2 stream variables are written to SIZE times. That means that has a buffer of the entire row (or column) and each element in the buffer holds BLOCK SIZE values.

```
#include "block_mm.h"
\#include \ltstdlib.h>using namespace std;
void matmatmul sw(DTYPE A[SIZE][SIZE], DTYPE B[SIZE][SIZE],
DTYPE out[SIZE][SIZE]){
    DTYPE sum = 0;
    for(int i = 0; i < SIZE; i++){
        for(int j = 0; j <SIZE; j ++\}{
            sum = 0;
            for(int k = 0; k < SIZE; k++){
                 sum = sum + A[i][k] * B[k][j];}
            out[i][j] = sum;}
    }
}
int main() \{int fail = 0;
    hls::stream<br/>blockvec> strm_matrix1("strm_matrix1");
    hls::stream<blockvec> strm_matrix2("strm_matrix2");
    blockvec strm_matrix1_element, strm_matrix2_element;
    blockmat block_out;
    DTYPE A[SIZE][SIZE], B[SIZE][SIZE];
    DTYPE matrix swout[SIZE][SIZE], matrix hwout[SIZE][SIZE];
    initmatrices: for(int i = 0; i < SIZE; i++){
        for(int j = 0; j < SIZE; j++){
            A[i][j] = \text{rand}() % 512;
            B[i][j] = \text{rand}( ) % 512;matrix_swout[i][j] = 0;
            matrix_hwout[i][j] = 0;
        }
    }
```
 $\sqrt{\theta}$ the remainder of this testbench is displayed in the next figure

Figure 7.6: The first part of the testbench for block matrix multiplication. The function is split across two figures since it is too long to display on one page. The rest of the testbench is in Figure [7.7.](#page-152-0) This has a "software" version of matrix multiplication, and variable declarations and initializations.

```
\frac{1}{2} The beginning of the testbench is shown in the previous figure
int main() \{int row, col, it = 0;
   for(int it1 = 0; it1 < SIZE; it1 = it1 + BLOCK_SIZE) {
       for(int it2 = 0; it2 < SIZE; it2 = it2 + BLOCK_SIZE) {
           row = it1; //row + BLOCK_SIZE * factor_row;
           col = it2; //col + BLOCK_SIZE * factor_col;
           for(int k = 0; k < SIZE; k++) {
               for(int i = 0; i < BLOCK_SIZE; i++) {
                  if(it % (SIZE/BLOCK_SIZE) == 0) strm_matrix1_element.a[i] = A[row+i][k];
                  strm<sub>-</sub>matrix2<sub>-element.a[i] = B[k][col+i];</sub>
               }
               if(it \% (SIZE/BLOCK_SIZE) == 0) strm_matrix1.write(strm_matrix1_element);
               strm_matrix2.write(strm_matrix2_element);
           }
           blockmatmul(strm_matrix1, strm_matrix2, block_out, it);
           for(int i = 0; i < BLOCK_SIZE; i++)
               for(int j = 0; j < BLOCK_SIZE; j++)matrix_hwout[row+i][col+j] = block_out.out[i][j];it = it + 1;
       }
   }
   mathrm{m} matmatmul_sw(A, B, matrix_swout);
   for(int i = 0; i <SIZE; i + +)
       for(int j = 0; j <SIZE; j + +1)
           \textbf{if}(\text{matrix\_swout[i][j]} := \text{matrix\_hwout[i][j]}) \{ \text{fail}=1; \}\textbf{if}(\textsf{fail} == 1) cout << "failed" << endl;
   else cout << "passed" << endl;
   return 0;
}
```
Figure 7.7: The second portion of the block matrix multiply testbench. The first part is shown in Figure [7.6.](#page-151-0) This shows the computation required to stream the data to the blockmatmul function, and the code that tests that this function matches a simpler three **for** loop implementation.

The stream class overloads the \gg operator to be equivalent to the write(data) function. This is similar to overloading the read() function to the $<<$ operator. Thus, the statements strm_matrix1.write(strm_matrix1_element) and strm_matrix1_element >> strm_matrix1 perform the same operation.

The final part of this portion of the code to highlight is the **if** statements. These are correspond to the values A matrix. Essentially, these are there so that we do not constantly write the same values to strm matrix1. Recall that the values from the A matrix are used across several calls to the blockmatmul function. See Figure [7.3](#page-144-0) for a discussion on this. These if statements are placed there to highlight the fact that you should not continually write the same data over and over. This is important because the internal code of the blockmatmul only does a read of this data when it is necessary. So if we continued to write this consistently, the code would not function correctly do to the fact that this stream is written to more than it is read from.

Now that the input data, the testbench calls the blockmatmul function. After the function call, it receives the partial computed results in the block out variable. The next two **for** loops but these results into the appropriate locations in the matrix hwout array.

After this complex set of **for** loops, the block matrix multiplication is complete. And the testbench continues to insure that the code is written correctly. It does this by comparing the results from the multiple calls to the blockmatmul function to results that were computed in the matmatmul sw, which is a much simpler version of matrix matrix multiplication. After this function call, the testbench iterates through both two-dimensional matrices matrix hwout and matrix swout and makes sure that all of the elements are equivalent. If there is one or more element that is not equal, it sets the fail flag equal to 1. The testbench completes by printing out failed or passed.

It is important that note that you cannot directly compare the performance of the function blockmatmul with that of code for matrix multiplication, such as the code in Figure [7.1.](#page-139-0) This is because it takes multiple calls to the blockmatmul function in order to perform the entire matrix multiplication. It is important to always compare apples to apples.

Derive a function to determine the number of times that blockmatmul must be called in order to complete the entire matrix multiplication. This function should be generic, e.g., it should not be assume a specific value of BLOCK SIZE or size of the matrix (i.e., SIZE).

Compare the resource usage of block matrix multiplication versus matrix multiplication. How do the resources change as the size of the matrices increases? Does the block size play a role in the resource usage? What are the general trends, if any?

Compare the performance of block matrix multiplication versus matrix multiplication. How does the performance change as the size of the matrices increases? Does the block size play a role in the performance? Pick two architectures with similar resource usage. How does the performance for those architectures compare?

7.4 Conclusion

Block matrix multiplication provides a different way to compute matrix multiplication. It computes partial results of the result matrix by streaming a subset of the input matrices to a function. This function is then computed multiple times in order to complete the entire matrix multiplication computation.

Chapter 8

Prefix Sum and Histogram

8.1 Prefix Sum

Prefix sum is a common kernel used in many applications, e.g., recurrence relations, compaction problems, string comparison, polynomial evaluation, histogram, radix sort, and quick sort [\[17\]](#page-251-0). Prefix sum requires restructuring in order to create an efficient FPGA design.

The prefix sum is the cumulative sum of a sequence of numbers. Given a sequence of inputs in_n , the prefix sum out_n is the summation of the first n inputs, namely out_n = in₀ + in₁ + in₂ + $\cdots + in_{n-1} + in_n$. The following shows the computation for the first four elements of the output sequence *out*.

$$
out_0 = in_0out_1 = in_0 + in_1out_2 = in_0 + in_1 + in_2out_3 = in_0 + in_1 + in_2 + in_3...
$$

Of course, in practice we don't want to store and recompute the sum of all of the previous inputs, so the prefix sum is often computed by the recurrence equation:

$$
out_n = out_{n-1} + in_n \tag{8.1}
$$

The disadvantage of the recurrence equation is that we must compute out_{n-1} before computing out_n , which fundamentally limits the parallelism and throughput that this computation can be performed. In contrast, the original equations have obvious parallelism where each output can be computed independently at the expense of a significant amount of redundant computation. C code implementing the recurrence equation is shown in Figure [8.1.](#page-157-0) Ideally, we'd like to achieve $II = 1$ for the loop in the code, but this can be challenging even for such simple code. Implementing this code with Vivado® HLS results in behavior like that shown in Figure [8.1.](#page-157-0)

The way this code is written, each output is written into the output memory out[] and then in the next iteration is read back out of the memory again. Since the memory read is has a latency of one, data read from memory cannot be processed until the following clock cycle. As a result, such a design can only achieve a loop II of 2. In this case there is a relatively easy way to rewrite the code: we can simply perform the accumulation on a separate local variable, rather than reading the previous value back from the array. Avoiding extra memory accesses in favor of register storage

```
#define SIZE 128
void prefixsum(int in[SIZE], int out[SIZE]) {
    out[0]=in[0];
    for(int i = 1; i < SIZE; i++) {
        #pragma HLS PIPELINE
        out[i] = out[i-1] + in[i];}
}
                                                                        Loop Interval = 2In
                                                                     Out
                                                                     Out
```
Figure 8.1: Code for implementing prefix sum, and its accompanying behavior.

```
#define SIZE 128
void prefixsum(int in[SIZE], int out[SIZE]) {
    int A = \text{in}[0];
    for(int i=0; i < SIZE; i++) {
         #pragma HLS PIPELINE
         A = A + \text{in}[i];out[i] = A;}
}
                                                                             Loop Interval = 1In
                                                                         Out
```
Figure 8.2: Code for implementing an optimized prefix sum, and its accompanying behavior.

is often advantageous in processor code, but in HLS designs it is often more significant since other operations are rarely a performance bottleneck. Code that does this is shown in Figure [8.2.](#page-157-1)

You might ask why the compiler is not able to optimize the memory loads and stores automatically in order to improve the II of the design. It turns out that Vivado[®] HLS is capable of optimizing loads and stores to array, but only for reads and writes within the scope of a single basic block. You can see this if we unroll the loop, as shown in Figure [8.3.](#page-158-0) Note that we also have to add appropriate **array partition** s in order to be able to read and write multiple values at the interfaces. In this case, Vivado[®] HLS is able to eliminate most of the read operations of the out array within the body of the loop, but we still only achieve a loop II of 2. In this case the first load in the body of the loop is still not able to be removed. We can, however, rewrite the code manually to use a local variable rather than read from the out[] array.

Ideally, when we unroll the inner loop, we the perform more operations per clock and reduce the interval to compute the function. If we unroll by a factor of two, then the performance doubles. A factor of four would increase the performance by factor four, i.e., the performance scales in a linear manner as it is unrolled. While this is mostly the case, as we unroll the inner loop there are often some aspects of the design that don't change. Under most circumstances, such as when the iteration space of loops execute for a long time, these aspects represent a small fixed overhead which doesn't contribute significantly to the performance of the overall function. However, as the number of loop iterations decreases, these fixed portions of the design have more impact. The largest fixed component of a pipelined loop is the depth of the pipeline itself. The control logic generate by Vivado® HLS for a pipelined loop requires the pipeline to completely flush before code after the loop can execute.

```
#define SIZE 128
void prefixsum(int in[SIZE], int out[SIZE]) {
     \#pragma HLS ARRAY_PARTITION variable=out cyclic factor=4 dim=1
     #pragma HLS ARRAY_PARTITION variable=in cyclic factor=4 dim=1
     int A = \text{in}[0];
     for(int i=0; i < SIZE; i++) {
           #pragma HLS UNROLL factor=4
           #pragma HLS PIPELINE
          out[i] = out[i-1] + in[i];}
}
                                                                                                           Loop Interval = 2\text{In}[i^*4+0]Qut[i*4+0]\overline{\mathrm{Out}}[i*4+\overline{3}]
                                                                                                    \text{In}i*4+1]
                                                                                                    \text{In}[i*4+2]
                                                                                                    \text{In}[i^*4+3]\widetilde{\mathrm{Qut}}[i*4+1]
                                                                                                  \widetilde{\mathrm{Qut}}[i*4+2]
                                                                                                  \widetilde{\mathrm{Out}}[i*4+\overline{3}]
```


Figure 8.4: Part a) displays an architecture corresponding to the code in Figure [8.1.](#page-157-0) The dependence on the out[] array can prevent achieving a loop II of 1. Computing the recurrence with a local variable, as shown in the code in Figure [8.2,](#page-157-1) is able to reduce the latency in the recurrence and achieve a loop II of 1.

Unroll the **for** loop corresponding to the prefix sum code in Figure [8.2](#page-157-1) by different factors in combination with array partitioning to achieve a loop II of 1. How does the prefixsum function latency change? What are the trends in the resource usages? Why do you think you are seeing these trends? What happens when the loop becomes fully unrolled?

Figure [8.4](#page-158-1) shows the hardware architecture resulting from synthesizing the code from Figure [8.1](#page-157-0) and Figure [8.2.](#page-157-1) In part a), we can see that the 'loop' in the circuit includes the output memory that stores the out[] array, whereas in part b), the loop in the circuit includes only a register that stores the accumulated value and the output memory is only written. Simplifying recurrences and eliminating unnecessary memory accesses is a common practice in optimizing HLS code.

The goal of this section is to show that even a small changes in the code can sometimes have a significant effect on the hardware design. Some changes may not necessarily be intuitive, but can be identified with feedback from the tool.

Figure 8.5: An example of a histogram.

```
void histogram(int in[INPUT SIZE], int hist[VALUE SIZE]) {
    int val;
    for(int i = 0; i < INPUT_SIZE; i++) {
        #pragma HLS PIPELINE
        val = inf[i];hist[val] = hist[val] + 1;
    }
}
```
Figure 8.6: Original code for calculating the histogram. The **for** loop iterates across the input array and increments the corresponding element of the hist array.

8.2 Histogram

A Histogram models the probability distribution of a discrete signal. Given a sequence of discrete input values, the histogram counts the number of times each value appears in the sequence. When normalized by the total number of input values, the histogram becomes the probability distribution function of the sequence. Creating a histogram is a common function used in image processing, signal processing, database processing, and many other domains. In many cases, it is common to quantize high-precision input data into a smaller number of intervals or bins as part of the histogram computation. For the purpose of this section, we will skip the actual process by which this is done and focus on what happens with the binned data.

Figure [8.5](#page-159-0) provides a simple example of a histogram. The data set consists of a sequence of binned values, in this case represented by an integer in $[0, 4]$. The corresponding histogram, consisting of a count for each bin, is shown below along with a graphical representation of the histogram, where the height of each bar corresponding to the count of each separate value. Figure [8.6](#page-159-1) shows baseline code for the histogram function.

The code ends up looking very similar to the prefix sum in the previous section. The difference is that the prefix sum is essentially only performing one accumulation, while in the histogram function we compute one accumulation for each bin. The other difference is that in the prefix sum we added the input value each time, in this case we only add 1. When pipelining the inner loops using the pipeline directive, we return to the same problem as with the code in Figure [8.1,](#page-157-0) where we can only achieve a loop II of 2 due to the recurrence through the memory. This is due to the fact that

Figure 8.7: An architecture resulting from the code in Figure [8.6.](#page-159-1) The val data from the in array is used to index into the hist array. This data is incremented and stored back into the same location.

we are reading from the hist array and writing to the same array in every iteration of the loop. Figure [8.7](#page-160-0) shows the hardware architecture for the code in Figure [8.6.](#page-159-1) You can see that the hist array has a read and write operation. The val variable is used as the index into the hist array, and the variable at that index is read out, incremented, and written back into the same location.

8.3 Histogram Optimization and False Dependencies

Let's look deeper at the recurrence here. In the first iteration of the loop, we read the hist array at some location x_0 and write back to the same location x_0 . The read operation has a latency of one clock cycle, so the write has to happen in the following clock. Then in the next iteration of the loop, we read at another location x_1 . Both x_0 and x_1 are dependent on the input and could take any value, so we consider the worst case when generating the circuit. In this case, if $x_0 = x_1$, then the read at location x_1 cannot begin until the previous write has completed. As a result, we must alternate between reads and writes.

It turns out that we must alternate between reads and writes as long as x_0 and x_1 are independent. What if they are *not* actually independent? For instance, we might know that the source of data never produces two consecutive pieces of data that actually have the same bin. What do we do now? If we could give this extra information to the HLS tool, then it would be able to read at location x_1 while writing at location x_0 because it could guarantee that they are different addresses. In Vivado[®] HLS, this is done using the **dependence** directive.

The modified code is shown in Figure [8.8.](#page-161-0) Here we've explicitly documented (informally) that the function has some preconditions. In the code, we've added an assert() call which checks the second precondition. in Vivado[®] HLS, this assertion is enabled during simulation to ensure that the simulation testvectors meet the required precondition. The **dependence** directive captures the effect of this precondition on the circuit, generated by the tool. Namely, it indicates to Vivado[®] HLS that reads and writes to the hist array are dependent only in a particular way. In this case, inter-iteration dependencies consisting of a read operation after a write operation (RAW) have a distance of 2. In this case a distance of n would indicate that read operations in iteration $i + n$ only depend on write operations in iteration i. In this case, we assert that $\text{in}[\text{i}+1]$!= $\text{in}[\text{i}]$, but it could be the case that $\text{in}[i+2] == \text{in}[i]$ so the correct distance is 2.

```
#include <assert.h>
#include "histogram.h"
```

```
// Precondition: hist[] is initialized with zeros.
// Precondition: for all x, in[x] != in[x+1]
void histogram(int in[INPUT_SIZE], int hist[VALUE_SIZE]) {
    #pragma HLS DEPENDENCE variable=hist inter RAW distance=2
    int val;
    int old =-1;
    for(int i = 0; i < INPUT_SIZE; i++) {
        #pragma HLS PIPELINE
        val = inf[i];assert(old != val);
        hist[val] = hist[val] + 1;
        old = val;}
}
```
Figure 8.8: An alternative function for computing a histogram. By restricting the inputs and indicating this restriction to Vivado[®] HLS via the **dependence** directive, II=1 can be achieved without significantly altering the code.

In Figure [8.8,](#page-161-0) we added a precondition to the code, checked it using an assertion, and indicated the effect of the precondition to the tool using the **dependence** directive. What happens if your testbench violates this precondition? What happens if you remove the assert() call? Does Vivado® HLS still check the precondition? What happens if the precondition is not consistent with the dependence directive?

Unfortunately, the **dependence** directive doesn't really help us if we are unwilling to accept the additional precondition. It's also clear that we can't directly apply same optimization as with the prefixsum function, since we might need to use all of the values stored in the hist array. Another alternative is implement the hist array with a different technology, for instance we could partition the hist array completely resulting in the array being implemented with [flip-flop \(FF\)](#page-260-0) resources. Since the data written into a [FF](#page-260-0) on one clock cycle is available immediately on the next clock cycle, this solves the recurrence problem and can be a good solution when a small number of bins are involved. The architecture resulting from such a design is shown in Figure [8.9.](#page-162-0) However, it tends to be a poor solution when a large number of bins are required. Commonly histograms are constructed with hundreds to thousands of bins and for large data sets can require many bits of precision to count all of the inputs. This results in a large number of FF resources and a large mux, which also requires logic resources. Storing large histograms in [block RAM \(BRAM\)](#page-260-1) is usually a much better solution.

Returning to the code in Figure [8.6,](#page-159-1) we see that there are really two separate cases that the architecture must be able to handle. One case is when the input contains consecutive values in the same bin. In this case, we'd like to use a simple register to perform the accumulation with a minimal amount of delay. The second case is when the input does not contain consecutive values in the

Figure 8.9: An architecture resulting from the code in Figure [8.6](#page-159-1) when the hist array is completely partitioned.

same bin, in which case we need to read, modify, and write back the result to the memory. In this case, we can guarantee that the read operation of the hist array can not be affected by the previous write operation. We've seen that both of these cases can be implemented separately, perhaps we can combine them into a single design. The code to accomplish this is shown in Figure [8.10.](#page-163-0) This code uses a local variable old to store the bin from the previous iteration and another local variable accu to store the count for that bin. Each time through the loop we check to see if we are looking at the same bin as the previous iteration. If so, then we can simply increment accu. If not, then we need to store the value in accu in the hist array and increment the correct value in the hist array instead. In either case, we update old and accu to contain the current correct values. The architecture corresponding to this code is shown in Figure [8.11.](#page-164-0)

In this code, we still need a **dependence** directive, just as in Figure [8.8,](#page-161-0) however the form is slightly different. In this case the read and write accesses are to two different addresses in the same loop iteration. Both of these addresses are dependent on the input data and so could point to any individual element of the hist array. Because of this, Vivado[®] HLS assumes that both of these accesses could access the same location and as a result schedules the read and write operations to the array in alternating cycles, resulting in a loop II of 2. However, looking at the code we can readily see that hist[old] and hist[val] can never access the same location because they are in the **else** branch of the conditional $if(\text{old} == \text{val})$. Within one iteration (an intra-dependence) a read operation after a write operation (RAW) can never occur and hence is a false dependence. In this case we are not using the **dependence** directive to inform the tool about a precondition of the function, but instead about a property of the code itself.

Synthesize the code from Figure [8.6](#page-159-1) and Figure [8.10.](#page-163-0) What is the initiation interval (II) in each case? What happens when you remove the **dependence** directive from the code in Figure [8.10?](#page-163-0) How does the loop interval change in both cases? What about the resource usage?

For the code in Figure [8.10,](#page-163-0) you might question why a tool like Vivado® HLS cannot determine this property. In fact, while in some simple cases like this one better code analysis

```
#include "histogram.h"
void histogram(int in[INPUT SIZE], int hist[VALUE SIZE]) {
    int acc = 0;
    int i, val;
    int old = in[0];
    #pragma HLS DEPENDENCE variable=hist intra RAW false
    for(i = 0; i < INPUT_SIZE; i++) {
        #pragma HLS PIPELINE II=1
        val = in[i];
        if(old == val) {
            acc = acc + 1;
        \} else \{hist[old] = acc;acc = hist[val] + 1;}
        old = val;}
    hist[old] = acc;}
```
Figure 8.10: Removing the read after write dependency from the **for** loop. This requires an **if**/**else** structure that may seem like it is adding unnecessary complexity to the design. However, it allows for more effective pipelining despite the fact that the datapath is more complicated.

could propagate the if condition property into each branch, we must accept that there are some pieces of code where properties of memory accesses are actually undecidable. The highest performance in such cases will only be achieved in a static schedule with the addition of user information. Several recent research works have looked to improve this by introducing some dynamic control logic into the design[\[68,](#page-254-0) [52,](#page-253-0) [26\]](#page-251-1).

A pictorial description of the restructured code from Figure [8.10](#page-163-0) is shown in Figure [8.11.](#page-164-0) Not all of the operations are shown here, but the major idea of the function is there. You can see the two separate if and else regions (denoted by dotted lines). The acc variable is replicated twice in order to make the drawing more readable; the actual design will only have one register for that variable. The figure shows the two separate datapaths for the **if** and the **else** clause with the computation corresponding to the **if** clause on the top and the **else** clause datapath on the bottom.

8.4 Increasing Histogram Performance

With some effort, we've achieved a design with a loop II of 1. Previously we have seen how further reducing the execution time of a design can be achieved by partial unrolling of the inner loop. However, with the histogram function this is somewhat difficult for several reasons. One reason is the challenging recurrence, unless we can break up the input data in some fashion, the computation of one iteration of the loop must be completed with the computation of the next iteration of the loop. A second reason is that with a loop II of 1, the circuit performs a read and a write of the

Figure 8.11: A depiction of the datapath corresponding to the code in Figure [8.10.](#page-163-0) There are two separate portions corresponding to the **if** and **else** clauses. The figure shows the important portions of the computation, and leaves out some minor details.

hist array each clock cycle, occupying both ports of a [BRAM](#page-260-1) resource in the FPGA. Previously we have considered [array partitioning](#page-256-0) to increase the number of memory ports for accessing an array, but there's not a particularly obvious way to partition the hist array since the access order depends on the input data.

All is not lost, however, as there is a way we can expose more parallelism by decomposing the histogram computation into two stages. In the first stage, we divide the input data into a number of separate partitions. The histogram for each partition can be computed independently using a separate instance, often called a [Processing Element \(PE\),](#page-260-2) of the histogram solution we've developed previously. In the second stage, the individual histograms are combined to generate the histogram of the complete data sets. This partitioning (or mapping) and merging (or reducing) process is very similar to that adopted by the MapReduce framework [\[27\]](#page-252-0) and is a common pattern for parallel computation. The map-reduce pattern is applicable whenever there is recurrence which includes a commutative and associative operation, such as addition in this case. This idea is shown in Figure [8.12.](#page-165-0)

The code for implementing this architecture is shown in Figure [8.13.](#page-166-0) The histogram map function implements the 'map' portion of the map-reduce pattern and will be instantiated multiple times. The code is very similar to the code in Figure [8.10.](#page-163-0) The main difference is that we have added the additional code to initialize the hist array. The histogram map function takes an input array in which will contain a partition of the data being processed and computes the histogram of that partition in the hist array. The histogram_reduce function implements the 'reduce' portion of the pattern. It takes as input a number of partial histograms and combines them into complete histogram by adding together the count for each histogram bin. In our code example in Figure [8.13,](#page-166-0) we have only two processing elements, thus the merge has two input arrays hist1 and hist2. This can easily be extended to handle more processing elements.

Figure 8.12: The histogram computation implemented using a map-reduce pattern. The processing element (PE) in Part a) is the same architecture as shown in Figure [8.11.](#page-164-0) The in array is partitioned and each partition is processed by a separate [PE.](#page-260-2) The merge block combines the individual histograms to create the final histogram.

The new histogram function takes as an input two partitions of the input data, stored in the inputA and inputB arrays. It computes the histogram of each partition using the histogram map function, which are then stored in the hist1 and hist2 arrays. These are feed into the histogram_reduce function which combines them and stores the result in the hist array, which is the final output of the top level function histogram.

Modify the code in Figure [8.13](#page-166-0) to support a parameterizable number NUM PE of [PEs?](#page-260-2) Hint: You'll need to combine some of the arrays into a single array that is correctly partitioned and add some loops that depend on NUM PE. What happens to the throughput and task interval as you vary the number of [PEs?](#page-260-2)

We use the **dataflow** directive in the histogram function in order to enable a design with [task pipelining.](#page-258-0) In this case there are three processes: two instances of the histogram map function and one instance of the histogram reduce function. Within a single task, the two histogram map processes can execute concurrently since they work on independent data, while the histogram reduce function must execute after since it uses the results from the histogram map processes. Thus, the **dataflow** directive essentially creates a two stage task pipeline with the histogram map functions in the first stage and the histogram reduce function in the second stage. As with any dataflow design, the interval of the entire histogram function depends upon the maximum initiation interval of the two stages. The two histogram map functions in the first stage are the same and will have the same interval $(II_{\text{histogram_map}})$. The histogram reduce function will have another interval $(II_{\text{histogram_reduce}})$. The interval of the toplevel histogram function $II_{\text{histogram}}$ is then $\max(II_{\text{histogram_map}}, II_{\text{histogram_reduce}}).$

```
#include "histogram_parallel.h"
void histogram_map(int in[INPUT_SIZE/2], int hist[VALUE_SIZE]) {
    #pragma HLS DEPENDENCE variable=hist intra RAW false
    for(int i = 0; i < VALUE_SIZE; i++) {
        #pragma HLS PIPELINE II=1
        hist[i] = 0;}
    int old = in[0];
    int acc = 0;
    for(int i = 0; i < INPUT_SIZE/2; i++) {
        #pragma HLS PIPELINE II=1
        int val = in[i];
        if(old == val) {
            acc = acc + 1;\} else \{hist[old] = acc;acc = hist[val] + 1;}
        old = val;
    }
    hist[old] = acc;}
void histogram_reduce(int hist1[VALUE_SIZE], int hist2[VALUE_SIZE], int output[VALUE_SIZE]) {
    for(int i = 0; i < VALUE_SIZE; i++) {
        #pragma HLS PIPELINE II=1
        output[i] = hist1[i] + hist2[i];}
}
//Top level function
void histogram(int inputA[INPUT SIZE/2], int inputB[INPUT SIZE/2], int hist[VALUE SIZE]){
    #pragma HLS DATAFLOW
    int hist1[VALUE_SIZE];
    int hist2[VALUE_SIZE];
    histogram_map(inputA, hist1);
    histogram_map(inputB, hist2);
    histogram_reduce(hist1, hist2, hist);
```
}

Figure 8.13: Another implementation of histogram that uses task level parallelism and pipelining. The histogram operation is split into two sub tasks, which are executed in the two histogram map functions. These results are combined in the final histogram result using the histogram_reduce function. The histogram function is the top level function that connects these three functions together.

What happens when you add or change the locations of the **pipeline** directives? For example, is it beneficial to add a **pipeline** directive to the **for** loop in the histogram reduce function? What is the result of moving the **pipeline** directive into the histogram map function, i.e., hoisting it outside of the for loop where it currently resides?

The goal of this section was to walk through the optimization the histogram computation, another small but important kernel of many applications. The key takeaway is that there are often limits to what tools can understand about our programs. In some cases we must take care in how we write the code and in other cases we must actually give the tool more information about the code or the environment that the code is executing in. In particular, properties about memory access patterns often critically affect the ability of HLS to generate correct and efficient hardware. In Vivado[®] HLS, these properties can be expressed using the **dependence** directive. Sometimes these optimizations might even be counter-intuitive, such as the addition of the if/else control structure in [8.10.](#page-163-0) In other cases optimizations might require some creativity, as in applying the map-reduce pattern in Figures [8.12](#page-165-0) and [8.13.](#page-166-0)

8.5 Conclusion

In this section, we've looked at the prefix sum and histogram kernels. Although these functions seem different, they both contain recurrences through a memory access. These recurrences can limit throughput if the memory access is not pipelined. In both cases, by rewriting the code we can remove the recurrence. In the case of the prefix sum, this is much easier since the access patterns are deterministic. In the case of the histogram we must rewrite the code to address the recurrence or ensure that recurrence never happens in practice. In either case we needed a way to describe to Vivado® HLS information about the environment or about the code itself that the tool was unable to determine for itself. This information is captured in the **dependence** directive. Lastly, we looked at ways of parallelizing both algorithms yet further, so that they could process a number of data samples each clock cycle.

Chapter 9

Video Systems

9.1 Background

Video Processing is a common application for FPGAs. One reason is that common video data rates match well the clock frequencies that can achieved with modern FPGAs. For instance, the common High-Definition TV format known as FullHD or 1080P60 video requires $1920 \frac{\text{pixels}}{\text{line}} * 1080 \frac{\text{lines}}{\text{frame}} *$ $60 \frac{\text{frames}}{\text{second}} = 124, 416, 000 \frac{\text{pixels}}{\text{second}}.$

When encoded in a digital video stream, these pixels are transmitted along with some blank pixels at 148.5 MHz, and can be processed in a pipelined FPGA circuit at that frequency. Higher data rates can also be achieved by processing multiple samples per clock cycle. Details on how digital video is transmitted will come in Section [9.1.2.](#page-169-0) Another reason is that video is mostly processed in scanline order line-by-line from the top left pixel to the lower right pixel, as shown in Figure [9.1.](#page-168-0) This predictable order allows highly specialized memory architectures to be constructed in FPGA circuits to efficiently process video without excess storage. Details on these architectures will come in Section [9.2.1](#page-175-0)

Video processing is also a good target application for HLS. Firstly, video processing is typically tolerant to processing latency. Many applications can tolerate several frames of processing delay, although some applications may limit the overall delay to less than one frame. As a result, highly pipelined implementations can be generated from throughput and clock constraints in HLS with little concern for processing latency. Secondly, video algorithms are often highly non-standardized and developed based on the personal taste or intuition of an algorithm expert. This leads them to be developed in a high-level language where they can be quickly developed and simulated on

Figure 9.1: Scanline processing order for video frames.

sequences of interest. It is not uncommon for FullHD video processing algorithms to run at 60 frames per second in an FPGA system, one frame per second in synthesizable $C/C++$ code running on a development laptop, but only one frame per hour (or slower) in an RTL simulator. Lastly, video processing algorithms are often easily expressed in a nested-loop programming style that is amenable to HLS. This means that many video algorithms can be synthesized into an FPGA circuit directly from the $C/C++$ code that an algorithm developer would write for prototyping purposes anyway

9.1.1 Representing Video Pixels

Many video input and output systems are optimized around the way that the human vision system perceives light. One aspect of this is that the cones in the eye, which sense color, are sensitive primarily to red, green, and blue light. Other colors are perceived as combinations of red, green, and blue light. As a result, video cameras and displays mimic the capabilities of the human vision system and are primarily sensitive or capable of displaying red, green, and blue light and pixels are often represented in the RGB colorspace as a combination of red, green, and blue components. Most commonly each component is represented with 8 bits for a total of 24 bits per pixel, although other combinations are possible, such as 10 or even 12 bits per pixel in high-end systems.

A second aspect is that the human visual system interprets brightness with somewhat higher resolution than color. Hence, within a video processing system it is common to convert from the RGB colorspace to the YUV colorspace, which describes pixels as a combination of Luminance (Y) and Chrominance (U and V). This allows the color information contained in the U and V components to be represented independently of the brightness information in the Y component. One common video format, known as YUV422, represents two horizontally adjacent pixels with two Y values, one U value and one V value. This format essentially includes a simple form of video compression called chroma subsampling. Another common video format, YUV420, represents four pixels in a square with 4 Y values, one U value and one V value, further reducing the amount of data required. Video compression is commonly performed on data in the YUV colorspace.

A third aspect is that the rods and codes in eye are more sensitive to green light than red or blue light and that the brain primarily interprets brightness primarily from green light. As a result, solid-state sensors and displays commonly use a mosaic pattern, such as the $Bayer$ pattern [\[13\]](#page-251-2) which consists of 2 green pixels for every red or blue pixel. The end result is that higher resolution images can be produced for the same number of pixel elements, reducing the manufacturing cost of sensors and displays.

Video systems have been engineered around the human visual system for many years. The earliest black and white video cameras were primarily sensitive to blue-green light to match the eye's sensitivity to brightness in that color range. However, they were unfortunately not very sensitive to red light, as a result red colors (such as in makeup) didn't look right on camera. The solution was decidedly low-tech: actors wore garish green and blue makeup.

9.1.2 Digital Video Formats

In addition to representing individual pixels, digital video formats must also encode the organization of pixels into video frames. In many cases, this is done with synchronization or sync signals that indicate the start and stop of the video frame in an otherwise continuous sequence of pixels. In some standards (such as the Digital Video Interface or DVI) sync signals are represented as physically

Figure 9.2: Typical synchronization signals in a 1080P60 high definition video signal.

separate wires. In other standards (such as the Digital Television Standard BTIR 601/656) the start and stop of the sync signal is represented by special pixel values that don't otherwise occur in the video signal.

Each line of video (scanned from left to right) is separated by a *Horizontal Sync Pulse*. The horizontal sync is active for a number of cycles between each video line. In addition, there are a small number of pixels around the pulse where the horizontal sync is not active, but there are not active video pixels. These regions before and after the horizontal sync pulse are called the Horizontal Front Porch and Horizontal Back Porch, respectively. Similarly, each frame of video (scanned from top to bottom) is separated by a Vertical Sync Pulse. The vertical sync is active for a number of lines between each video frame. Note that the vertical sync signal only changes at the start of the horizontal sync signal. There are also usually corresponding Vertical Front Porch and Vertical Back Porch areas consisting of video lines where the vertical sync is not active, but there are not active video pixels either. In addition, most digital video formats include a Data Enable signal that indicates the active video pixels. Together, all of the video pixels that aren't active are called the Horizontal Blanking Interval and Vertical Blanking Interval. These signals are shown graphically in Figure [9.2.](#page-170-0)

The format of digital video signals is, in many ways, an artifact of the original analog television standards, such as NTSC in the United States and PAL in many European countries. Since the hardware for analog scanning of Cathode Ray Tubes contained circuits with limited slew rates, the horizontal and vertical sync intervals allowed time for the scan recover to the beginning of the next line. These sync signals were represented by a large negative value in the video signal. In addition, since televisions were not able to effectively display pixels close to the strong sync signal, the front porches and the back porches were introduced to increase the amount of the picture that could be shown. Even then, many televisions were designed with overscan, where up to 20% of the pixels at the edge the frame were not visible.

The typical 1080P60 video frame shown in Figure [9.2](#page-170-0) contains a total of 2200 ∗ 1125 data samples. At 60 frames per second, this corresponds to an overall sample rate of 148.5 Million samples per second. This is quite a bit higher than the average rate of active video pixels in a

```
#include "video_common.h"
unsigned char rescale(unsigned char val, unsigned char offset, unsigned char scale) {
    return ((val – offset) * scale) >> 4;
}
rgb pixel rescale pixel(rgb pixel p, unsigned char offset, unsigned char scale) {
    #pragma HLS pipeline
    p.R = rescale(p.R, offset, scale);p.G = rescale(p.G, offset, scale);p.B = rescale(p.B, offset, scale);return p;
}
void video_filter_rescale(rgb_pixel pixel_in[MAX_HEIGHT][MAX_WIDTH],
rgb_pixel pixel_out[MAX_HEIGHT][MAX_WIDTH],
unsigned char min, unsigned char max) \{#pragma HLS interface ap hs port = pixel out
    # pragma HLS interface ap hs port = pixel in
    row loop:
    for (int row = 0; row < MAX_WIDTH; row++) {
        col loop:
        for (int col = 0; col < MAX_HEIGHT; col++) {
            #pragma HLS pipeline
            rgb_pixel p = pixel_in[row][col];
            p = rescale_pixel(p,min,max);
            pixel_out[row][col] = p;
        }
    }
}
```
Figure 9.3: Code implementing a simple video filter.

frame, 1920 ∗ 1080 ∗ 60 = 124.4 Million pixels per second. Most modern FPGAs can comfortably process at this clock rate, often leading to 1 sample-per-clock cycle architectures. Systems that use higher resolutions, such as 4K by 2K for digital cinema, or higher frame rates, such as 120 or even 240 frames per second often require more the one sample to be processed per clock cycle. Remember that such architectures can often be generated by unrolling loops in HLS (see Section [1.4.2\)](#page-23-0). Similarly, when processing lower resolutions or frame rates, processing each sample over multiple clocks may be preferable, enabling operator sharing. Such architectures can often be generated by increasing the II of loops.

For instance, the code shown in Figure [9.3](#page-171-0) illustrates a simple video processing application that processes one sample per clock cycle with the loop implemented at $II=1$. The code is written with a nested loop over the pixels in the image, following the scanline order shown in [9.1.](#page-168-0) An $II=3$ design could share the rescale function computed for each component, enabling reduced area usage. Unrolling the inner loop by a factor of 2 and partitioning the input and the output arrays by an

void video_filter(rgb_pixel pixel_in[MAX_HEIGHT][MAX_WIDTH], rgb_pixel pixel_out[MAX_HEIGHT][MAX_WIDTH]) { #pragma HLS interface ap_memory port $=$ pixel_out // The default #pragma HLS interface ap_memory port $=$ pixel_in // The default

Figure 9.4: Integration of a video design with BRAM interfaces.

appropriate factor of 2 could enable processing 2 pixels every clock cycle in an $II=1$ design. This case is relatively straightforward, since the processing of each component and of individual pixels is independent. More complicated functions might not benefit from resource sharing, or might not be able to process more than one pixel simultaneously.

A high-speed computer vision application processes small video frames of 200 * 180 pixels at 10000 frames per second. This application uses a high speed sensor interfaced directly to the FPGA and requires no sync signals. How many samples per clock cycle would you attempt to process? Is this a good FPGA application? Write the nested loop structure to implement this structure using HLS.

9.1.3 Video Processing System Architectures

Up to this point, we have focused on building video processing applications without concern for how they are integrated into a system. In many cases, such as the example code in Figure [9.12,](#page-180-0) the bulk of the processing occurs within a loop over the pixels and can process one pixel per clock when the loop is active. In this section we will discuss some possibilities for system integration.

By default, Vivado[®] HLS generates a simple memory interface for interface arrays. This interface consists of address and data signals and a write enable signal in the case of a write interface. Each read or write of data is associated with a new address and the expected latency through the memory is fixed. It is simple to integrate such an interface with on-chip memories created from Block RAM resources as shown in Figure [9.4.](#page-172-0) However Block RAM resources are generally a poor choice for storing video data because of the large size of each frame, which would quickly exhaust the Block RAM resources even in large expensive devices.

void video_filter(pixel_t pixel_in[MAX_HEIGHT][MAX_WIDTH], pixel_t pixel_out[MAX_HEIGHT][MAX_WIDTH]) { # pragma HLS interface m_axi port $=$ pixel_out # pragma HLS interface m_axi port $=$ pixel_in

Figure 9.5: Integration of a video design with external memory interfaces.

For 1920x1080 frames with 24 bits per pixel, how many Block RAM resources are required to store each video frame? How many frames can be stored in the Block RAM of the FPGA you have available?

A better choice for most video systems is to store video frames in external memory, typically some form of double-data-rate (DDR) memory. Typical system integration with external memory is shown in Figure [9.5.](#page-173-0) An FPGA component known as *external memory controller* implements the external DDR interface and provides a standardized interface to other FPGA components through a common interface, such as the ARM AXI4 slave interface [\[12\]](#page-251-3). FPGA components typically implement a complementary master interface which can be directly connected to the slave interface of the external memory controller or connected through specialized $AXI₄$ interconnect components. The AXI4 interconnect allows multiple multiple master components to access a number of slave components. This architecture abstracts the details of the external memory, allowing different external memory components and standards to be used interchangeably without modifying other FPGA components.

Although most processor systems are built with caches and require them for high performance processing, it is typical to implement FPGA-based video processing systems as shown in [9.5](#page-173-0) without on-chip caches. In a processor system, the cache provides low-latency access to previously accessed data and improves the bandwidth of access to external memory by always reading or writing complete cache lines. Some processors also use more complex mechanisms, such as prefetching and speculative reads in order to reduce external memory latency and increase external memory bandwidth. For most FPGA-based video processing systems simpler techniques leveraging line buffers and window buffers are sufficient to avoid fetching any data from external memory more than once, due to the predictable access patterns of most video algorithms. Additionally, Vivado® HLS is capable of scheduling address transactions sufficiently early to avoid stalling computation due to external memory latency and is capable of statically inferring burst accesses from consecutive

void video_filter(pixel_t pixel_in[MAX_HEIGHT][MAX_WIDTH], $pixel_t$ pixel_out[MAX_HEIGHT][MAX_WIDTH]) { # pragma HLS interface s axi port $=$ pixel out # pragma HLS interface s axi port $=$ pixel in

Figure 9.6: Integration of a video design with external memory interfaces through a DMA component.

void video_filter(pixel_t pixel_in[MAX_HEIGHT][MAX_WIDTH], pixel_t pixel_out[MAX_HEIGHT][MAX_WIDTH]) $\{$ # pragma HLS interface ap hs port $=$ pixel out # pragma HLS interface ap hs port $=$ pixel in

void video_filter(hls::stream<pixel_t> &pixel_in, hls::stream<pixel_t $>$ &pixel_out) {

Figure 9.7: Coding styles for modelling streaming interfaces in HLS.

memory accesses.

An alternative external memory architecture is shown in Figure [9.6.](#page-174-0) In this architecture, an accelerator is connected to an external Direct Memory Access (DMA) component that performs the details of generating addresses to the memory controller. The DMA provides a stream of data to the accelerator for processing and consumes the data produced by the accelerator and writes it back to memory. In Vivado[®] HLS, there are multiple coding styles that can generate a streaming interface, as shown in Figure [9.7.](#page-174-1) One possibility is to model the streaming interfaces as arrays. In this case, the C code is very similar to the code seen previously, but different interface directives are used. An alternative is to model the streaming interface explicitly, using the hls::stream<> class. In either case, some care must be taken that the order of data generated by the DMA engine is the same as the order in which the data is accessed in the C code.

One advantage of streaming interfaces is that they allow multiple accelerators to be composed in a design without the need to store intermediate values in external memory. In some cases, FPGA systems can be built without external memory at all, by processing pixels as they are received on an input interface (such as HDMI) and sending them directly to an output interface, as shown in

void video_filter(pixel_t pixel_in[MAX_HEIGHT][MAX_WIDTH], pixel_t pixel_out[MAX_HEIGHT][MAX_WIDTH]) { # pragma HLS interface ap hs port $=$ pixel out # pragma HLS interface ap hs port $=$ pixel in

Figure 9.8: Integration of a video design with streaming interfaces.

Figure [9.8.](#page-175-1) Such designs typically have accelerator throughput requirements that must achieved in order to meet the strict real-time constraints at the external interfaces. Having at least one frame buffer in the system provides more flexibility to build complex algorithms that may be hard to construct with guaranteed throughput. A frame buffer can also simplify building systems where the input and output pixel rates are different or potentially unrelated (such as a system that receives an arbitrary input video format and outputs an different arbitrary format).

9.2 Implementation

When actually processing video in a system it is common to factor out the system integration aspects from the implementation of video processing algorithms. For the remainder of this chapter we will assume that input pixels are arriving in a stream of pixels and must be processed in scanline order. The actual means by which this happens is largely unimportant, as long as HLS meets the required performance goals.

9.2.1 Line Buffers and Frame Buffers

Video processing algorithms typically compute an output pixel or value from a nearby region of input pixels, often called a $window$. Conceptually, the window scans across the input image, selecting a region of pixels that can be used to compute the corresponding output pixel. For instance, Figure [9.9](#page-176-0) shows code that implements a 2-dimensional filter on a video frame. This code reads a window of data from the input video frame (stored in an array) before computing each output pixel.

In Figure [9.9,](#page-176-0) there is the code int wi = row+i-1; int wj = col+j-1;. Explain why these expressions include a '-1'. Hint: Would the number change if the filter were 7x7 instead of 3x3?

```
rgb_pixel filter(rgb_pixel window[3][3]) {
 const char h[3][3] = \{\{1, 2, 1\}, \{2, 4, 2\}, \{1, 2, 1\}\};int r = 0, b = 0, g = 0;
i_loop: for (int i = 0; i < 3; i++) {
 j_loop: for (int j = 0; j < 3; j++) {
     r += window[i][j].R * h[i][j];
     g += window[i][j]. G * h[i][j];
     b \leftarrow window[i][j]. B * h[i][j];
   }
 }
 rgb_pixel output;
 output.R = r / 16;
 output.G = g / 16;
 output.B = b / 16;
 return output;
}
void video_2dfilter(rgb_pixel pixel_in[MAX_HEIGHT][MAX_WIDTH],
        rgb_pixel pixel_out[MAX_HEIGHT][MAX_WIDTH]) {
 rgb_pixel window[3][3];
row loop: for (int row = 0; row < MAX_HEIGHT; row++) {
 col loop: for (int col = 0; col < MAX WIDTH; col++) {
#pragma HLS pipeline
     for (int i = 0; i < 3; i++) {
       for (int j = 0; j < 3; j++) {
        int wi = row + i - 1;
        int wj = col + j - 1;
        if (wi < 0 || wi >= MAX_HEIGHT || wj < 0 || wj >= MAX_WIDTH) {
          window[i][j].R = 0;
          window[i][j].G = 0;
          window[i][j].B = 0;
        } else
          window[i][j] = pixel_in[wi][wj];
       }
     }
     if (row == 0 || col == 0 || row == (MAX_HEIGHT − 1) || col == (MAX_WIDTH − 1)) {
       pixel_out[row][col].R = 0;
       pixel_out[row][col].G = 0;
       pixel_out[row][col].B = 0;
     } else
       pixel\_out[row][col] = filter(window);}
 }
}
```
Figure 9.9: Code implementing a 2D filter without an explicit line buffer.

Note that in this code, multiple reads of pixel in must occur to populate the window memory and compute one output pixel. If only one read can be performed per cycle, then this code is limited in the pixel rate that it can support. Essentially this is a 2-Dimensional version of the one-tap-per-cycle filter from Figure [1.8.](#page-24-0) In addition, the interfacing options are limited, because the input is not read in normal scan-line order. (This topic will be dealt with in more detail in Section [9.1.3.](#page-172-1)

A key observation about adjacent windows is that they often overlap, implying a high locality of reference. This means that pixels from the input image can be buffered locally or cached and accessed multiple times. By refactoring the code to read each input pixel exactly once and store the result in a local memory, a better result can be achieved. In video systems, the local buffer is also called a *line buffer*, since it typically stores several lines of video around the window. Line buffers are typically implemented in [block RAM \(BRAM\)](#page-260-1) resources, while window buffers are implemented using [flip-flop \(FF\)](#page-260-0) resources. Refactored code using a line buffer is shown in Figure [9.10.](#page-178-0) Note that for an NxN image filter, only N-1 lines need to be stored in line buffers.

The line buffer and window buffer memories implemented from the code in Figure [9.10](#page-178-0) are shown in Figure [9.11.](#page-179-0) Each time through the loop, the window is shifted and filled with one pixel coming from the input and two pixels coming from the line buffer. Additionally, the input pixel is shifted into the line buffer in preparation to repeat the process on the next line. Note that in order to process one pixel each clock cycle, most elements of the window buffer must be read from and written to every clock cycle. In addition, after the 'i' loop is unrolled, each array index to the window array is a constant. In this case, Vivado® HLS will convert each element of the array into a scalar variable (a process called scalarization). Most of the elements of the window array will be subsequently implemented as Flip Flops. Similarly, each row of the line buffer is accessed twice (being read once and written once). The code explicitly directs each row of the line buffer array to be partitioned into a separate memory. For most interesting values of MAX WIDTH the resulting memories will be implemented as one or more Block RAMs. Note that each Block RAM can support two independent accesses per clock cycle.

Line buffers are a special case of a more general concept known as a reuse buffer, which is often used in stencil-style computations. High-level synthesis of reuse buffers and line buffers from code like Figure [9.9](#page-176-0) is an area of active research. See, for instance [\[14\]](#page-251-4)[\[38\]](#page-252-1).

Vivado® HLS includes hls::line buffer<> and hls::window buffer<> classes that simplify the management of window buffers and line buffers.

For a 3x3 image filter, operating on 1920x1080 images with 4 bytes per pixel, How many FPGA Block RAMs are necessary to store each video line?

9.2.2 Causal Filters

The filter implemented in Figure [9.10](#page-178-0) reads a single input pixel and produces a single output pixel each clock cycle, however the behavior is not quite the same as the code in Figure [9.9.](#page-176-0) The output is computed from the window of previously read pixels, which is 'up and to the left' of the pixel being produced. As a result, the output image is shifted 'down and to the right' relative to the

```
void video_2dfilter_linebuffer(rgb_pixel pixel_in[MAX_HEIGHT][MAX_WIDTH],
                 rgb_pixel pixel_out[MAX_HEIGHT][MAX_WIDTH]) {
#pragma HLS interface ap hs port=pixel out
#pragma HLS interface ap hs port=pixel in
 rgb_pixel window[3][3];
 rgb_pixel line_buffer[2][MAX_WIDTH];
#pragma HLS array_partition variable=line_buffer complete dim=1
row_loop: for (int row = 0; row < MAX_HEIGHT; row++) {
 col loop: for (int col = 0; col < MAX_WIDTH; col++) {
#pragma HLS pipeline
     for(int i = 0; i < 3; i++) {
      window[i][0] = window[i][1];
      window[i][1] = window[i][2];
     }
     window[0][2] = (line_buffer[0][col];
     window[1][2] = (line_b{line[0][col]} = line_b{line[1][col]});window[2][2] = (line_buffer[1][col] = pixel_in[row][col]);
     if (row == 0 || col == 0 ||row == (MAX_HEIGHT - 1)|
      col == (MAX_WIDTH - 1)}
      pixel_out[row][col].R = 0;
      pixel_out[row][col].G = 0;
      pixel_out[row][col].B = 0;
     \} else \{pixel\_out[row][col] = filter(window);}
  }
 }
```


Figure 9.11: Memories implemented by the code in Figure [9.10.](#page-178-0) These memories store a portion of the input image shown in the diagram on the right at the end of a particular iteration of the loop. The pixels outlined in black are stored in the line buffer and the pixels outlined in red are stored in the window buffer.

input image. The situation is analogous to the concept of causal and non-causal filters in signal processing. Most signal processing theory focuses on causal filters because only causal filters are practical for time sampled signals (e.g. where $x[n] = x(n*T)$ and $y[n] = y(n*T))$).

A causal filter $h[n]$ is a filter where $\forall k < 0, h[k] = 0$. A finite filter $h[n]$ which is not causal can be converted to a causal filter h[n] by delaying the taps of the filter so that $h[n] = h[n-D]$. The output of the new filter $\hat{y} = x \otimes h$ is the same as a delayed output of the old filter $y = x \otimes h$. Specifically, $\hat{y}[n] = y[n - D]$.

Prove the fact in the previous aside using the definition of the convolution for $y = x \otimes h: y[n] = \sum_{i=1}^{\infty}$ $k=-\infty$ $x[k] * h[n-k]$

For the purposes of this book, most variables aren't time-sampled signals and the times that individual inputs and outputs are created may be determined during the synthesis process. For systems involving time-sampled signals, we treat timing constraints as a constraint during the HLS implementation process. As long as the required task latency is achieved, then the design is correct.

In most video processing algorithms, the spatial shift introduced in the code above is undesirable and needs to be eliminated. Although there are many ways to write code that solves this problem, a common way is known as extending the iteration domain. In this technique, the loop bounds are increased by a small amount so that the first input pixel is read on the first loop iteration, but the first output pixel is not written until later in the iteration space. A modified version of the filter code is shown in Figure [9.12.](#page-180-0) The behavior of this code is shown in Figure [9.14,](#page-181-0) relative to the original linebuffer code in Figure [9.10.](#page-178-0) After implementation with HLS, we see that the data dependencies are satisfied in exactly the same way and that the implemented circuit is, in fact, implementable.
```
void video_2dfilter_linebuffer_extended(
                 rgb_pixel pixel_in[MAX_HEIGHT][MAX_WIDTH],
                 rgb_pixel pixel_out[MAX_HEIGHT][MAX_WIDTH]) {
#pragma HLS interface ap hs port=pixel out
#pragma HLS interface ap_hs port=pixel_in
 rgb_pixel window[3][3];
 rgb_pixel line_buffer[2][MAX_WIDTH];
#pragma HLS array_partition variable=line_buffer complete dim=1
row loop: for(int row = 0; row < MAX HEIGHT+1; row++) {
 col loop: for(int col = 0; col < MAX WIDTH+1; col++) {
#pragma HLS pipeline II=1
     rgb_pixel pixel;
     if(row < MAX_HEIGHT \&\& col < MAX_WIDTH) {
      pixel = pixel_in[row][col];}
     for(int i = 0; i < 3; i++) {
      window[i][0] = window[i][1];
      window[i][1] = window[i][2];
     }
     if(col < MAX_WDTH) {
      window[0][2] = (line_buffer[0][col];
      window[1][2] = (line_buffer[0][col] = line_buffer[1][col]);
      window[2][2] = (line_buffer[1][col] = pixel);
     }
     if(row >= 1 && col >= 1) {
      int outrow = row-1:
      \mathbf{int} outcol = col-1;
      if(outrow == 0 || outcol == 0 ||outrow == (MAX_HEIGHT-1) || outcol == (MAX_WIDTH-1) {
        pixel_out[outrow][outcol].R = 0;
        pixel_out[outrow][outcol].G = 0;
        pixel_out[outrow][outcol].B = 0;
      \} else \{pixel\_out[outrow][outcol] = filter(window);}
    }
  }
 }
}
```
Figure 9.12: Code implementing a 2D filter with an explicit line buffer. The iteration space is extended by 1 to allow the filter to be implemented without a spatial shift.

Figure 9.13: Results of different filter implementations. The reference output in image b is produced by the code in Figure [9.9.](#page-176-0) The shifted output in image c is produced by the code in Figure [9.10.](#page-178-0) The output in image d is produced by the code in Figure [9.12](#page-180-0) and is identical to image b.

Figure 9.14: Timeline of execution of code implemented with line buffers. The top timeline shows the behavior of the code in Figure [9.10.](#page-178-0) The bottom timeline shows the behavior of the code in Figure [9.12.](#page-180-0) The pixel marked in red is output on the same cycle in both implementations. In the first case it is interpreted to be the second pixel of the second line and in the second case, it is interpreted as the first pixel of the first line.

a) Original input b) Zero extension c) Constant extension d) Reflect extension

Figure 9.15: Examples of the effect of different kinds of boundary conditions.

9.2.3 Boundary Conditions

In most cases, the processing window contains a region of the input image. However, near the boundary of the input image, the filter may extend beyond the boundary of the input image. Depending on the requirements of different applications, there are many different ways of accounting for the behavior of the filter near the boundary. Perhaps the simplest way to account for the boundary condition is to compute a smaller output image that avoids requiring the values of input pixels outside of the input image. However, in applications where the output image size is fixed, such as Digital Television, this approach is generally unacceptable. In addition, if a sequence of filters is required, dealing with a large number images with slightly different sizes can be somewhat cumbersome. The code in Figure [9.10](#page-178-0) creates an output with the same size as the input by padding the smaller output image with a known value (in this case, the color black). Alternatively, the missing values can be synthesized, typically in one of several ways.

- Missing input values can be filled with a constant
- Missing input values can be filled from the boundary pixel of the input image.
- Missing input values can be reconstructed by reflecting pixels from the interior of the input image.

Of course, more complicated and typically more computationally intensive schemes are also used.

One way of writing code to handle boundary conditions is shown in Figure [9.16.](#page-183-0) This code computes an offset address into the window buffer for each pixel in the window buffer. However, there is a significant disadvantage in this code since each read from the window buffer is at a variable address. This variable read results in multiplexers before the filter is computed. For an N-by-N tap filter, there will be approximately N^*N multiplexers with N inputs each. For simple filters, the cost of these multiplexers (and the logic required to compute the correct indexes) can dominate the cost of computing the filter.

An alternative technique is to handle the boundary condition when data is written into the window buffer and to shift the window buffer in a regular pattern. In this case, there are only N multiplexers, instead of N*N, resulting in significantly lower resource usage.

Modify the code in Figure [9.16](#page-183-0) to read from the window buffer using constant addresses. How many hardware resources did you save?

```
void video_2dfilter_linebuffer_extended_constant(
 rgb_pixel pixel_in[MAX_HEIGHT][MAX_WIDTH], rgb_pixel pixel_out[MAX_HEIGHT][MAX_WIDTH]) {
#pragma HLS interface ap hs port=pixel out
#pragma HLS interface ap hs port=pixel in
 rgb_pixel window[3][3];
 rgb_pixel line_buffer[2][MAX_WIDTH];
\#pragma HLS array_partition variable=line_buffer complete dim=1
row_loop: for(int row = 0; row < MAX_HEIGHT+1; row++) {
 col loop: for(int col = 0; col < MAX_WIDTH+1; col++) {
#pragma HLS pipeline II=1
     rgb_pixel pixel;
     if(row < MAX_HEIGHT &amp; col < MAX_WHDTH) {
      pixel = pixel_inrow][col];}
     for(int i = 0; i < 3; i++) {
      window[i][0] = window[i][1];
      window[i][1] = window[i][2];
     }
     if(col < MAX_WIDTH) {
      window[0][2] = (line_b[0][col]),window[1][2] = (line_buffer[0][col] = line_buffer[1][col]);
      window[2][2] = (line_buffer[1][col] = pixel);
     }
     if(row >= 1 && col >= 1) {
      int outrow = row-1;
      \mathbf{int} outcol = col-1;
      rgb_pixel window2[3][3];
      for (int i = 0; i < 3; i++) {
        for (int j = 0; j < 3; j++) {
          int wi, wj;
          if (i < 1 - outrow) wi = 1 - outrow;
          else if (i >= MAX_HEIGHT - outrow + 1) wi = MAX_HEIGHT - outrow;
          else wi = i;
          if (i < 1 - outcol) wi = 1 – outcol;
          else if (j \geq MAX_WIDTH - outcol + 1) wj = MAX_WIDTH - outcol;
          else wi = j;
          window2[i][j] = window[wi][wj];
        }
      }
      pixel_[outrow][outcol] = filter(window2);
    }
  }
 }
}
```
Figure 9.16: Code implementing a 2D filter with an explicit line buffer and constant extension to handle the boundary condition. Although correct, this code is relatively expensive to implement.

9.3 Conclusion

Video processing is a common FPGA application and are highly amenable to HLS implementation. A key aspect of most video processing algorithms is a high degree of data-locality enabling either streaming implementations or applications with local buffering and a minimum amount of external memory access.

Chapter 10

Sorting Algorithms

10.1 Introduction

Sorting is a common algorithm in many systems. It is a core algorithm for many data structures because sorted data can be efficiently searched in $\mathcal{O}(\log n)$ time using binary search. For example, given an sequence of elements:

$$
A = \{1, 4, 17, 23, 31, 45, 74, 76\} \tag{10.1}
$$

We can find whether a number exists in this set of data without comparing it against all 8 elements. Because the data is sorted we can start by picking an element in the middle of the array and checking to see whether our number is greater than or less than the element. For example, if we were looking to find the element 45, we could start by comparing with $A(4) = 31$. Since $45 > 31$ we can eliminate $A(0.4)$ from further comparison and only consider $A(5.7)$.

$$
A = \{\blacksquare, \blacksquare, \blacksquare, \blacksquare, 45, 74, 76\} \tag{10.2}
$$

Next if we compare with $A(6) = 74$, we see that $45 < 74$, so we can eliminate all but $A(5)$ from consideration.

$$
A = \{\blacksquare, \blacksquare, \blacksquare, \blacksquare, 45, \blacksquare, \blacksquare\} \tag{10.3}
$$

One additional comparison with $A(5)$ allows us to determine that 45 is indeed contained in the sequence.

In our example, the sequence A could represent a variety of different concepts. A could represent a mathematical set and searching for an element in the sequence could tell us whether a value exists in the set. A could also represent only a portion of the data, often called a key, which is useful for indexing the rest of the information. For instance, the key could be a person's name. After searching based on the key then we know the position where the rest of the data about the person, such as their birthdate, is stored. In yet other cases, the key could be something more abstract, such as a cryptographic hash of some data or a key. In this case, the order that the data is stored is likely to be randomized, but we can still find it if we know the right cryptographic hash to search for. In each case, the fundamental operations required for sorting and searching are pretty much the same, primarily we need to have the ability to compare two different values. For the remainder of this chapter we will mostly ignore these differences.

There are a wide variety of different sorting techniques that have been studied in processor systems [\[44\]](#page-253-0). These different algorithms vary in terms of their fundamental $\mathcal{O}(n)$ complexity, but many require $\mathcal{O}(n \log n)$ comparisons to sort n elements. Conceptually, this is intuitive since we could search for the right location to insert a new value in a sorted data set with $\mathcal{O}(\log n)$ comparisons using binary search. To insert n elements this process would need to be repeated n times, once for each element.

In practice, the cost of inserting an element can be significant, depending on the data structure being sorted. In processor systems a variety of factors influence overall performance, such as memory locality when processing large data sets or their ability to easily parallelize across multiple cores. In HLS, we have similar considerations where it is common to trade off increased resource usage for reduced processing time. In many cases, this might require a variety of algorithms and implementation techniques in order to obtain the best design. The best techniques for making these tradeoffs are an area of active research[\[53,](#page-253-1) [62,](#page-254-0) [57\]](#page-254-1).

Characteristics other than performance also affect the choice of sorting algorithms. For instance, we might consider:

- Stability: A sort is a stable if when two items in the input data have the same key, then they will appear in the same order on the output. For example, we might sort a set of records containing people's names and ages using the ages as the sort key. In the input data, John appears before Jane, and both are 25 years old. A [stable sort](#page-258-0) will ensure that John and Jane remain in the same order after sorting.
- Online: The algorithm allows for data to be sorted as it is received. This can be particularly valuable when data is not accessible when the sort starts or must be read in sequence from external storage.
- In-place: A list with n elements can be sorted using n memory elements. Some algorithms require additional storage during the sorting process.
- Adaptive: It is efficient for data that is already relatively sorted. For example, if data is already sorted, then some algorithms might run faster, e.g. in linear $\mathcal{O}(n)$ time.

10.2 Insertion Sort

Insertion sort is one of the basic sorting algorithms. It works by iteratively placing the items of an array into sorted order and builds the sorted array one element at a time. Each iteration selects an unsorted element and places it in the appropriate order within the previously sorted elements. It then moves onto the next element. This continues until all of the elements are considered, and the entire array is sorted.

To make this more formal, assume that we are given an input array A that should be put into sorted order. The base case is the first element of that array A[0], which by default is a sorted subarray (since it is only one element). The next step is to consider element A[1], and place it into the sorted subarray such that the new subarray (with two elements) is also sorted. We continue this process for each element A[i] until we have iterated across all of the elements of A. At each step, we take the new element A[i] and insert it into the proper location such that the subarray A[0..i−1] remains sorted. Figure [10.1](#page-188-0) gives a step by step view of insertion sort operating on an array. The first line is trivial. We consider only the first value 3 which makes a subarray with one element. Any subarray with one element is in sorted order. The second line places the second value 2 into the sorted subarray. The end result is that the value 2 is placed into the first element of the sorted subarray, which shifts the previous sorted element 3 to the right. The third line moves the third entry of the initial array into its appropriate place in the sorted subarray. In this case, since $A[2] = 5$, it is already in its correct location. Thus, nothing needs to happen. The fourth line

Figure 10.1: The Insertion Sort algorithm operating on an array. The initial array is shown at the top. In each step of the algorithm, the underlined algorithm is considered and placed into sorted order of the elements to it's left. At each stage, the shaded elements are in sorted order.

```
#include "insertion_sort.h"
void insertion sort(DTYPE A[SIZE]) {
    L1:
    for(int i = 1; i < SIZE; i++) {
        DTYPE item = A[i];
        int j = i;
        DTYPE t = A[j-1];
        L2:
        while(j > 0 && A[j-1] > item) {
            #pragma HLS pipeline II=1A[j] = A[j-1];j−−;
        }
        A[j] = item;}
}
```
Figure 10.2: The complete code for insertion sort. The outer **for** loop iterates across the elements one at a time. The inner **while** loop moves the current element into sorted place.

considers the value 4. This is moved into its appropriate place, shifting 5 to the right. Finally, the fifth line considers the placement of the value 1. This is placed into the first location of the array, and all of the previous sorted values are shifted by one location.

Insertion sort is a stable, online, in-place, adaptive sorting algorithm. Because of these properties, insertion sort is often preferred when sorting small arrays or as a base case in a recursive sorting algorithm. For example, more complex algorithms might decompose a large data set into a number of smaller arrays and then these small arrays will be sorted using insertion sort. The result is that formed by combining the sorted arrays.

10.2.1 Basic Insertion Sort Implementation

Figure [10.2](#page-188-1) shows basic C code for insertion sort. The outer loop, labeled L1, iterates from elements A[1] to A[SIZE − 1] where SIZE denotes the number of elements in the array A. We do not need to start at element A[0] since any one element is already in sorted order. Each iteration of the L1 loop starts by copying the current element that we wish to insert into the sorted subarray (i.e., A[i]) into the item variable and then executes the inner L2 loop. The inner loop walks down the sorted portion of A[] looking for the appropriate location to place the value item. The inner loop executes as long as it has not arrived at the end of the array (the condition $j > 0$) and the array elements are greater than the item being inserted (the condition $A[i-1] > i$ tem). As long as the loop condition is satisfied, elements of the sorted subarray are shifted by one element (the statement $A[i] = A[i-1]$). This will make room for the insertion of item when we eventually find its correct location. When the loop exits, we have found the correct location for item and store it there. After the completion of iteration i, the elements from A[0] to A[i] are in sorted order.

The code in Figure [10.2](#page-188-1) is a straightforward implementation without any optimizations. We can optimize it using different Vivado[®] HLS directives, such as **pipeline**, **unroll**, and **array_partition**. The simplest optimization would be to pipeline the inner loop, by applying the **pipeline** directive to the body of the inner loop. In this case, even though the inner loop is accessing different elements of A[] there are no data dependencies in these array accesses, so we could expect to achieve a loop II of 1. The resulting accelerator would perform roughly $N^2/4$ data comparisons [\[66\]](#page-254-2) on average and have a latency of roughly $N^2/4$ cycles, since it performs one comparison per clock cycle. In actuality, an accelerator generated from Vivado® HLS will have slightly higher latency to account for the sequential execution of the outer loop. In order to achieve higher performance, we could also attempt to move the **pipeline** directive to the outer L1 loop or to the function body itself. We could also combine these options with partial loop unrolling. Some of these options are shown in Table [10.1.](#page-189-0)

Table 10.1: Possible options to optimize the basic insertion sort function in Figure [10.2](#page-188-1) through directives.

Explore the options in Table [10.1.](#page-189-0) Synthesize each of these designs and determine the initiation interval (II), clock period, and required number of slices. Which options are successful in improving latency and/or throughput? What would happen if you combined the directives from multiple rows into one design?

Unfortunately, although this code seems similar to other nested loop programs we've looked at previously, it does have some aspects that can make it difficult to optimize. Even Option 1, which simply attempts to pipeline the inner loop, can fail to achieve $II=1$. Although there are no significant data recurrences, there is a recurrence in the control path that affects whether or not

```
#include "insertion_sort.h"
void insertion_sort(DTYPE A[SIZE]) {
    L1:
    for(i = 1; i < SIZE; i++) {
        DTYPE item = A[i];
        j = i;
        DTYPE t = A[j-1];
        L2:
        while(j > 0 && t > item) {
            #pragma HLS pipeline II=1
            A[j] = t;t = A[j-2];
            j−−;
        }
        A[j] = item;}
}
```
Figure 10.3: Refactored insertion sort for Option 1 in Table [10.1.](#page-189-0)

the pipeline can execute. In this case, the code must read A[i−1] in order to determine whether the loop should actually execute. Vivado[®] HLS incorporates this read into the loop pipeline, but if the read of A is pipelined then the loop exit check cannot be made in the first stage of the pipeline. This is an example of a recurrence which includes the HLS-generated control logic for the loop. If such recurrences exist, then Vivado® HLS will issue a message indicating that the loop exit condition cannot be scheduled in the first II clock cycles. This situation can also occur a break or continue statement exists under a complex control condition. One solution is to explicitly speculate the read of A[i−1] out of the loop. This enables the loop exit check to be scheduled with II=1 at the expense of an additional array access on the last iteration. This code is shown in Figure [10.3.](#page-190-0)

Option 2 in the Table unrolls the inner loop by a factor of 2, attempting to perform two shift operations every clock cycle. This could potentially reduce the latency to compute insertion sort by a factor of two. Unfortunately, Vivado® HLS cannot achieve a loop II of 1 for this code using [array partitioning,](#page-256-0) because each array access cannot be assigned to a different memory partition.

In Vivado \overline{P} HLS, the **array partition** directive results in implementing a number of completely separate memories. For instance, **array partition** variable $=$ A cyclic factor $=$ 4 would result in generating four separate memories from array A[], each of which contains a portion of the array contents. We can often think that this optimization provides four times the number of memory accesses each clock, but this is only the case if each memory access can be assigned to exactly one of the memory partitions. For example an array access A[i] for unknown i could reference data stored in any partition, while an array access A[4∗i+2] would only access data in the third partition. More complex logic, often called memory banking, can resolve a number of independent accesses $A[i], A[i+1], A[i+6], A[i+7]$ and perform these accesses in the same clock cycle. Memory banking requires additional crossbar logic to route these simultaneous accesses in a circuit, since i can be arbitrary. At compile time, we can guarantee that the constant offsets

of these accesses will hit in different banks, but the actual banks cannot be determined until i is known. Yet more complex logic could implement stalling logic, enabling a set of unrelated accesses to complete in a single clock cycle if they hit in different banks. If the accesses happen to all hit in the same bank, then the stalling logic can delay the progress of the circuit for a number of clocks until all of the accesses have completed. Lastly, multiport architectures have designed that can allow a number of accesses guaranteed completion every clock cycle[\[70,](#page-254-3) [7,](#page-250-0) [45\]](#page-253-2) by replicating data across normal memories with one or two physical ports.

Option 3 in the table also fails to achieve significant improvement. Since the inner L2 loop does not have a statically computable loop bound Vivado® HLS is unable to construct a pipeline from the body of the L1 loop. Unfortunately, this is a case where exploring the design space of interesting alternatives requires code restructuring in addition to the use of directives. Finding the best code restructuring requires not only understanding the algorithm, but also having a sense of the architecture that will be generated by the HLS process[\[35,](#page-252-0) [56\]](#page-254-4). For example, we discuss one such code restructuring for insertion sort in the following section. You will see that that code is significantly different from the code in Figure [10.2.](#page-188-1)

In the following, we attempt to demonstrate several concepts. First, writing efficient highlevel synthesis code requires that the designer must understand hardware concepts like unrolling and partitioning. Second, the designer must be able to diagnose any throughput problems, which requires substantial knowledge about both the application and the hardware implementation of that design. Third, and most importantly, in order to achieve the best results, i.e. high performance and low-area, it is often required to rewrite the code in a manner that will create an efficient hardware architecture. This can be very different from code that results in the most efficient software.

10.2.2 Parallelizing Insertion Sort

In order to significantly increase the performance of insertion sort, we'd like to get to the point where we can insert a new element every clock cycle. When inserting the last element into the sorted list, this might require shifting all of the elements in the array. For the code in Figure [10.2,](#page-188-1) this means that the inner while loop could actually execute over all of the elements in the array. Intuitively, we realize that inserting a new element into the sorted list every clock cycle requires enough hardware operators to perform a comparison on every element of the array in a single clock cycle. To enable pipelining of the outer loop, we can convert the inner L2 loop with variable loop bounds into a fixed-bound loop, enabling it to be unrolled and integrated into the L1 loop pipeline. Code that does this is shown in Figure [10.4.](#page-192-0)

This code contains the exit condition of the original loop (L2 in Figure [10.2\)](#page-188-1) as an if condition in the body of the new L2 loop. The other branches of the conditional are added to handle the expanded iteration space of the loop, essentially performing no operations when the original loop would not be executing. In addition, the loop now contains the final assignment of item in the array, rather than performing the assignment outside of the loop. When the inner loop is unrolled, remember that j will become a constant in all of the unrolled instances of the loop. As a result, each read and write from B[] will be performed at a constant index and comparisons between j and a constant will be completely optimized away. The item variable, on the other hand, is possibly assigned in every copy of the inner loop. During compilation, Vivado® HLS creates a separate copy of this variable for each separate possible assignment and each possible assignment results in multiplexer in the implemented circuit.

```
#include "insertion_sort_parallel.h"
#include "assert.h"
void insertion sort parallel(DTYPE A[SIZE], DTYPE B[SIZE]) {
    #pragma HLS array partition variable=B complete
    L1:
    for(int i = 0; i < SIZE; i++) {
         #pragma HLS pipeline II=1
         DTYPE item = A[i];
        L2:
        for(int j = SIZE-1; j >= 0; j--) {
             DTYPE t;
             if(j > i) {
                 t = B[j];} else if(j > 0 && B[j−1] > item) {
                 t = B[j-1];
             \} else \{t = item;if (j > 0)item = B[j-1];}
             \mathsf{B}[\mathsf{j}] = \mathsf{t};}
    }
}
```
Figure 10.4: Refactored insertion sort for Option 3 in Table [10.1.](#page-189-0)

The conversion of a single variable into multiple versions is a common internal transformation used by compilers. The resulting internal representation is called [static single assignment](#page-260-0) [\(SSA\).](#page-260-0) To merge values coming from different points in the code, the [SSA](#page-260-0) internal representation include artificial 'phi-functions' represented by the greek letter ϕ . These phi-functions often result in multiplexers in the circuit generated by Vivado[®] HLS and you'll probably find the related resources in the tool reports if you look carefully.

The parallelized insertion sort in Figure [10.4](#page-192-0) essentially results in a number of copies of the body of the inner loop. The contents of this inner loop consists of a few multiplexers, a comparator to determine the smallest of two elements, and a register to store an element of B[]. Incidentally, each stage might also include pipeline registers, if needed, to ensure that the resulting circuit runs at an effective clock frequency. We'll call the contents of the inner loop a [sorting cell.](#page-258-1) The whole insertion sort function consists of a one-dimensional array of sorting cells, combined with a small amount of additional logic to feed data in the input and capture the output at the right time, in this case after SIZE elements have been processed by the outer loop. This array of sorting cells has an interesting property where each sorting cell only communicates with its neighboring sorting cells, rather than with all cells. Designs like this are called [systolic arrays](#page-258-2) and are a common technique for parallelizing algorithms. In many cases, including sorting, systolic array implementations can naturally arise when we unroll inner loops, as long as the communication between different loop iterations is limited. We call this type of design an implicit systolic array.

10.2.3 Explicit Systolic Array For Insertion Sort

Systolic arrays have been well researched and many parallel algorithms are published as systolic arrays. In particular, the idea of using a linear array of sorting cells to implement insertion sort is well understood [\[63,](#page-254-5) [15,](#page-251-0) [53,](#page-253-1) [11\]](#page-250-1). However, rather than being described as an unrolled loop, systolic arrays are often described as components communicating by streams of data. This section describes an alternative coding style based on explicit streams and the **dataflow** directive that can be a more intuitive way to describe a systolic array.

Figure [10.5](#page-194-0) shows a [systolic array](#page-258-2) implementing insertion sort. Each cell is identical and compares its input (in) with the value in current register local. The smaller value is passed to the output out, while the larger value is stored back in local. In other words, out $= min(in, local)$. The output of cell i is passed as input to the next cell $i + 1$ in the linear array. As a new input arrives it will be compared against elements stored in the array until it finds it's correct place. If a new input is larger than all of the values in the array, then the sorted values will shift one cell to the right. If a new input is smaller than all of the values in the array, then it will propagate through the array, and eventually become stored in the furthest right cell. After all the data has moved through the array, the smallest data element will be sorted in cell $N-1$ and can be read from the output.

The code for one insertion cell is shown in Figure [10.6.](#page-194-1) The code uses a streaming interface by declaring the input and output variables as an hls::stream type. DTYPE is a type parameter enabling different types to be operated on. The local variable stores one element of the array being sorted. It is **static** because we want to preserve its value across multiple function calls. This does create a problem since we must replicate this cell function N times. Using the same function (e.g., calling the same cell function N times) would cause a problem since each cell must have a separate static variable. One static variable cannot be shared across N functions.

Linking the insertion cells together is straightforward. The function insertion cell sort in Figure [10.7](#page-195-0) shows the code for sorting eight elements. Expanding this to a larger number of elements

Figure 10.5: The architecture of one insertion cell. Each cell holds exactly one value in the register local. On each execution it receives an input value in, compares that to its local value, and writes the smaller of the two to output. Sorting N values requires N cells.

```
void cell0(hls::stream<DTYPE> & in, hls::stream<DTYPE> & out)
\{static DTYPE local = 0;
    DTYPE in_copy = in.read();
    if(in\_copy > local) {
        out.write(local);
        local = in\_copy;}
    else
    {
        out.write(in_copy);
    }
}
```
Figure 10.6: The Vivado[®] HLS C code corresponding to one insertion cell cello. The other cells have the exact same code except with a different function name (cell1, cell2, etc.). The code performs the same functionality as shown in the architectural diagram in Figure [10.5.](#page-194-0) It uses the hls: stream interface for the input and output variables. hls:: stream provides a convenient method to create FIFOs that work both for synthesis and simulation.

```
{
   #pragma HLS DATAFLOW
   hls::stream<DTYPE> out0("out0_stream");
   hls::stream<DTYPE> out1("out1_stream");
   hls::stream<DTYPE> out2("out2_stream");
   hls::stream<DTYPE> out3("out3_stream");
   hls::stream<DTYPE> out4("out4_stream");
   hls::stream<DTYPE> out5("out5_stream");
   hls::stream<DTYPE> out6("out6_stream");
   // Function calls;
   cell0(in, out0);
   cell(out0, out1);cell2(out1, out2);
   cell3(out2, out3);
   cell4(out3, out4);
   cell5(out4, out5);
   cell6(out5, out6);
   cell7(out6, out);
```
void insertion cell sort(hls::stream<DTYPE> & in, hls::stream<DTYPE> & out)

}

Figure 10.7: Insertion cell sorting for eight elements. The function takes an input hls::stream and outputs the elements in sorted order one at a time through the variable out. The order starts with the smallest element first, and then continues on to increasingly larger elements.

simply requires replicating more cell functions, additional hls::stream variables, instantiating these functions, and connecting their input and output function arguments in the appropriate manner.

The existing implementation of insertion cell sort outputs the data starting with the smallest element and continues outputting increasingly larger elements. What changes are required in order to reverse this order, i.e., to output the largest element first, and then the decreasingly smaller outputs?

The insertion cell sort function must be called multiple times in order to sort the entire data. Each call to insertion cell sort provides one data element to the array for sorting. The first call places the input data in its appropriate place. Where would this data be placed? To answer that question, we should point out that we make an assumption on the input data since we are initializing the local variable to 0. This is done in all of the cell functions.

Initializing the **static** variable local to 0 makes an assumption on the type of data that will be provided for sorting. What is this assumption? In other words, what is the range of values for the input data that will be properly handled? What would happen if input data from outside of this range was given to the insertion cell sort function? Is there a better way to initialize the local variable?

After making eight calls to the insertion cell sort function, all of the data will be put into the eight local variables in each of the cell functions.

How many times must we call the insertion cell sort function in order to get the first sorted element? How many calls are necessary in order to all of the sorted data? What if we increased the array to N cells? Can you generalize these two functions (number of times to call insertion cell sort to load N elements, and the number of calls required to output all N elements)?

To achieve a task-pipelined architecture consisting of the eight cell functions, the code specifies the **dataflow** directive. Each execution of the toplevel function processes a new input sample and inserts it into the sorted sequence. The actual insertion is pipelined, with one pipeline stage for each call to the cell function. With eight calls to the cell function, we can only sort sequences with eight values, but this can be extended almost arbitrarily since the code contains no recurrences between the cells.

How many cycles are required to sort an entire array? We define the sorting to be completed when all of the sorted data is output from the array of cell function inside of the insertion cell sort, i.e., all eight elements have been output from argument out in the function insertion_cell_sort? How does the cycle count change if we remove the **dataflow** directive? How does change the resource utilization?

Figure [10.8](#page-197-0) shows the code for the testbench. The testbench generates random data to be sorted in input[]. This array is sorted by calling the insertion cell sort() function multiple times, with the result appearing in cell output[]. Next, the same data is sorted in place using the insertion sort function from Figure [10.2.](#page-188-1) Finally, the testbench compares the results of these two sort implementations. The testbench passes if the sorted order from both implementations is the same.

In the testbench, the SIZE constant is set to the number of elements being sorted. This would be 8 in the running example throughout this chapter. The DEBUG constant is used to provide output detailing the execution of the testbench. This should be set to a non-zero value if you wish to see the debugging data, and 0 if you want the output to be quiet. The input data is randomly generated using the rand() function and stored in the input[] array. You can change the data by modifying the argument in the call to srand(). The argument sets the seed for the random number generator to a specific value to ensure the generation of the same sequence of random numbers on each execution. Changing this value to a different integer will result in a different, but predictable, random sequence.

Note again that the testbench calls the insertion cell sort() function a total of SIZE∗2 times. Each of the first SIZE function calls feeds a single input element into function, but produce no useful output. The next SIZE calls provide dummy input data and produce one sorted element each function call. The data is produced one at a time starting with the smallest element.

After executing a sort, the code in Figure [10.6](#page-194-1) leaves the local variable in a different state than when it started. Unfortunately, this means that we can only sort one array! In most cases, we not only want to sort more than one array, but we'd like to process each array back

```
#include "insertion cell sort.h"
#include < <iostream>\#include \ltstdlib.h>const static int DEBUG=1;
const static int MAX_NUMBER=1000;
int main () \{int fail = 0;
 DTYPE input[SIZE];
 DTYPE cell_output[SIZE] = {0};
 hls::stream<DTYPE> in, out;
  //generate random data to sort
 if(DEBUG) std::count << "Random_lnput_Data\n'n";srand(20); //change me if you want different numbers
 for(int i = 0; i < SIZE; i++) {
   input[i] = rand() % MAX NUMBER + 1;\textbf{if}(\textsf{DEBUS}) std::cout << input[i] << "\t";
  }
  //process the data through the insertion cell sort function
 for(int i = 0; i < SIZE*2; i++) {
   if(i < SIZE) {
     //feed in the SIZE elements to be sorted
     in.write(input[i]);
     insertion_cell_sort(in, out);
     cell_-output[i] = out.read();
   } else {
     //then send in dummy data to flush pipeline
     in.write(MAX_NUMBER);
     insertion_cell_sort(in, out);
     cell output[i−SIZE] = out.read();
   }
 }
  //sort the data using the insertion sort function
 insertion_sort(input);
 //compare the results of insertion sort to insertion cell sort; fail if they differ
 if(DEBUG) std::cont << "\nSorted_Uutput\n";
 for(int i = 0; i < SIZE; i++) {
   \textbf{if}(\textsf{DEBUG}) \textbf{std}:\textsf{cout}<< \textsf{cell}\textsf{output}[i]<< \text{``}\text{``}:}
 for(int i = 0; i < SIZE; i++) {
   \textbf{if}(\text{input}[i] := \text{cell\_output}[i]) {
     fail = 1;
     std::cout << "golden=" << input[i] << "hw=" << cell_output[i] << "\n";
   }
 }
 if(fail == 0) std::count << "PASS\n";
 else std::cout << "FAIL\n";
 return fail;
}
```
Figure 10.8: The testbench for the insertion cell sort function.

width = 1, A[] = $\{3,7,6,4,5,8,2,1\}$ width = 2, A[] = { $3, 7, 4, 6, 5, 8, 1, 2$ } width = 4, A[] = $\{3, 4, 7, 6, 1, 2, 5, 8\}$ width = 8, A[] = $\{1, 2, 3, 4, 5, 6, 7, 8\}$

Figure 10.9: The Merge Sort algorithm operating on an array. The initial state where each element is considered to be a sorted subarray of length one is shown at the top. At each step of the algorithm, subarrays are merged placing the shaded elements are in sorted order.

in1 [] = { <u>3</u> , 4, 6, 7}	in2 = {1, 2, 5, 8}	out = { }
in1 = { $\underline{3}$, 4, 6, 7}	in2 $\vert\vert = \{ \blacksquare, \underline{2}, 5, 8 \}$	out = {1}
in1 = { <u>3</u> , 4, 6, 7}	in2 [] = { I , I , <u>5</u> , 8}	out = {1, 2}
in1 = { \blacksquare , 4, 6, 7}	in2 [] = { II , I , 5, 8}	$\text{out} \equiv \{1, 2, 3\}$
$\ln 1 = \{ \blacksquare, \blacksquare, 6, 7 \}$	in2 [] = { II , I , 5, 8}	out [] = {1, 2, 3, 4}
in1 = { \blacksquare , \blacksquare , $\underline{6}$, 7}	in2 [] = { II , I , I , 8}	out = {1, 2, 3, 4, 5}
in1 $\left[\right] = \{ \blacksquare, \blacksquare, \blacksquare, \blacksquare, \blacksquare \}$	$in2[] = {n, n, n, 8}$	out = {1, 2, 3, 4, 5, 6}
$\text{in1}[] = { \blacksquare, \blacksquare, \blacksquare, \blacksquare }$	in2 [] = $\{\blacksquare, \blacksquare, \blacksquare, \underline{8}\}$	out = {1, 2, 3, 4, 5, 6, 7}
$\text{in1}[] = {\blacksquare}, \blacksquare, \blacksquare, \blacksquare$	$\text{in2}[] = {\blacksquare}, \blacksquare, \blacksquare, \blacksquare\}$	out = {1, 2, 3, 4, 5, 6, 7, 8}

Figure 10.10: The process of merging two sorted arrays. The initial state is shown at the top. In each step of the algorithm, the underlined elements are considered and one is placed into sorted order in the output array.

to back with no bubbles in the pipeline. Modify the code and the testbench to enable this and demonstrate that your modified code can sort multiple arrays.

10.3 Merge Sort

Merge sort is a stable, divide and conquer algorithm invented by John von Neumann in 1945 [\[44\]](#page-253-0). The basic idea of the merge sort algorithm is that combining two sorted arrays into a larger sorted array is a relatively simple operation, which can be completed in $\mathcal{O}(n)$ time. Conceptually, we divide the array into two subarrays, sort each subarray, and then combine the sorted subarrays into the final result.

Since we focus on sorting arrays of data, it turns out that the 'divide' operation is actually trivial. It requires no arithmetic or data movement and we can simply consider each individual element of the input array as a trivially sorted subarray. All of the computation is involved with merging subarrays into larger sorted subarrays. With other data representations, such as a linkedlist, dividing an input array into subarrays can require traversing the data structure. The merge sort process is shown in Figure [10.9.](#page-198-0)

The process of combining two sorted arrays into one larger sorted array is sometimes called the "two finger algorithm". Figure [10.10](#page-198-1) describes the process using two sorted input arrays, named in1[] and in2[]. These are merged into a sorted output array, named out[].

The process starts with a "finger" pointing to the first element of each array. This conceptual finger is just an index into the array storing the data. As the algorithm proceeds, the fingers will point to different elements of the arrays. We underline these elements in order to show where the fingers are placed. To begin with, the fingers point to the first element of each array, elements 3 and 1 in arrays in1[] and in2[], respectively.

The first line of Figure [10.10](#page-198-1) shows the initial state. There are four elements in each of the two input arrays and zero elements in the output array. We compare the first two elements of the input arrays, and move the smaller of these two to the output array. In this case, we compare 3 and 1, and move 1 into out. This reduces the number of elements in $\lfloor n/2 \rfloor$, and our "finger" moves to the next element in in2[] which is the next smallest element since the array is sorted. Once again, we compare the two elements from each of the input arrays, and move the smaller of the two elements to out[]. In this case, we compare 3 and 2, and move the element from in2[] to out[]. This process continues until all of the elements in one of the arrays is empty. In that case, we copy the remaining elements from the non-empty array into the output array.

Although the merge sort algorithm is a common textbook example of recursive function calls, most high-level synthesis tools do not support recursion or only support it in a limited manner. Thus, we will focus on a non-recursive implementation of the algorithm. The code might look substantially different from what you are used to, but the core of the algorithm is exactly the same.

10.3.1 Basic Merge Sort

Figure [10.11](#page-200-0) shows basic code implementing a non-recursive merge sort. This code sorts an array by performing roughly $N \log N$ comparisons, but requires a temporary array to store the partially sorted data. The code starts by considering each element of the array as a length one sorted subarray. Each iteration of the outer loop merges pairs of sorted subarrays into larger sorted subarrays. After the first iteration we have sorted subarrays with maximum size 2, after the second iteration the sorted subarrays have maximum size 4, then 8 and so on. Note that if the size of the input array is not a power of two, then it is possible that we might end up with some subarrays which are smaller than the maximum size.

The sorting process starts in the merge_sort() function. The function primarily operates on the input A[] array, but leverages internal storage in temp[]. The size of both of these arrays is determined by the SIZE parameter. The parameter DTYPE determines the type of data being sorted.

The computation of the function consists of two nested **for** loops. The outer stage loop keeps track of the number of elements in each sorted subarray in the width variable. The function starts by considering each element as a separate subarray; hence width is initialized as 1. Every iteration of the stage loop results in the generation of longer sorted subarrays. These new subarrays potentially have twice as many elements, which is why width doubles on each iteration of the stage loop. The stage loop terminates when width is greater than or equal to SIZE, indicating that all elements of A^{\parallel} are in a single sorted subarray.

Each iteration of the inner **for** loop, labeled merge arrays merges two consecutive subarrays. These subarrays each consist of up to width elements, starting at index i1 and i2. These two subarrays are merged and copied into a single subarray stored in temp[] using the merge() function. The main complexity here is dealing with the boundary condition at the end of the loop if SIZE is not exactly a power of two. In this case the subarrays might contain less than width elements. After merging subarrays into temp[], the final loop copies the data back into A[] for the next iteration of the loop.

The code in Figure [10.11](#page-200-0) attempts to handle a wide variety of values for the parameter SIZE. What values are allowed? When the merge() function is called, where are the possible

#include "merge_sort.h" #include "assert.h"

```
\frac{1}{\sqrt{2}} subarray1 is in[i1..i2–1], subarray2 is in[i2..i3–1], result is in out[i1..i3–1]
void merge(DTYPE in[SIZE], int i1, int i2, int i3, DTYPE out[SIZE]) {
    int f1 = i1, f2 = i2;// Foreach element that needs to be sorted...
    for(int index = i1; index < i3; index++) {
         // Select the smallest available element.
         \textbf{if}(f2 == i3 \mid | (f1 < i2 \& \text{in}[f1] <= \text{in}[f2]))out[index] = inf[1];f1_{++};
         \} else \{assert(f2 < i3);
             out[index] = inf[2];
             f2++;}
    }
}
void merge_sort(DTYPE A[SIZE]) {
    DTYPE temp[SIZE];
    // Each time through the loop, we try to merge sorted subarrays of width elements
    // into a sorted subarray of 2∗width elements.
    stage:
    for (int width = 1; width < SIZE; width = 2 * width) {
         merge_arrays:
         for (int i1 = 0; i1 < SIZE; i1 = i1 + 2 * width) {
             \sqrt{2} Try to merge two sorted subarrays:
             // A[i1..i1+width−1] and A[i1+width..i1+2∗width−1] to temp[i1..2∗width−1]
             int i2 = i1 + \text{width};
             int i3 = i1 + 2*width;
             if(i2 >= SIZE) i2 = SIZE;if(i3 >= SIZE) i3 = SIZE;
             merge(A, i1, i2, i3, temp);
         }
         \frac{1}{2} Copy temp[] back to A[] for next iteration
         copy:
         for(int i = 0; i < SIZE; i++) {
             A[i] = \text{temp}[i];}
    }
}
```
Figure 10.11: A non-recursive implementation of merge sort. The merge_sort() function iteratively merges subarrays until the entire array has been sorted.

relationships between i1, i2, and i3? If we restrict the allowed values of the parameter SIZE can the code be simplified? What is the affect on the resulting HLS generated circuit?

The merge() function performs the "two finger" algorithm on two subarrays within the in[] array. The function takes input in the in[] array and produces output in the out[] array. The function also takes as input variables i1, i2, and i3 which describe the extent of the two subarrays to be merged. One subarray starts at index i1 and includes all the elements before i2 and the second subarray starts at index i2 and includes the elements up to i3. The merged output subarray will be stored from index i1 up to i3 in out[].

The merge() function consists of a single loop which iterates over the elements being stored into out[]. Each iteration places an element into its correctly sorted location in out[]. The variables f1 and f2 within the function correspond to the position of the fingers for each subarray. The if condition selects the smaller of $\inf[1]$ or $\inf[2]$ to copy to the next sorted position in out. the if condition is more complex since it has to deal with several special cases. One case is where $f1 == i2$ and we have run out of elements to consider for in[f1], in which case we must select in[f2] as the smallest element. Alternatively, if $f2 == i3$, then we have run out of elements to consider for in[f2], in which case we must select in[f1] as the smallest element.

What happens to the in^[] array over the course of the computation? Describe the state of the elements in the influentary after each iteration of the outer **for** loop. What is the final order of the elements in the in[] array when merge sort() returns?

The performance report after synthesis may not be able to determine the number of cycles for the latency and interval. Why is that the case? What are appropriate min, max, and avg values to provide in a **loop_tripcount** directive(s)?

The code is not particularly optimized for any particular [high-level synthesis \(HLS\)](#page-260-1) implementation. The best starting point for optimization is by adding directives. Given that we have several nested **for** loops, we generally look first at optimizing the inner loops. Optimizations of inner loops are usually much more significant than optimizations of outer loops, which are executed relatively rarely. By this point, you should be familiar with the common **pipeline** and **unroll** directives for loop optimization.

Perform different optimizations using the **pipeline** and **unroll** directives on the **for** loops. What provides the best performance? Which gives the best tradeoff between resource utilization and performance? What aspects of the code prevent higher performance? Are these aspects fundamental to the algorithm, or only because of the way the algorithm is captured in the code?

Pipelining and unrolling can be hindered by resource constraints; in particular, we must carefully consider the number of memory ports for the arrays. The arrays in this code seem relatively straightforward as they are both one-dimensional. Yet, the designer must carefully consider the access patterns to insure that performance optimizations match with the resource constraints.

Optimize the code using loop optimizations and array partitioning, i.e., create a set of designs using the **array partition, pipeline**, and **unroll** directives. Were you able to achieve better results than by using the **pipeline** and **unroll** directives alone? What was the best strategy for performing design space exploration using these directives? What was your best design in terms of performance? What was the best design that provides a good tradeoff between resource utilization and performance?

Many times the best designs are only possible by performing code restructuring. Although Vivado® HLS provides many directives to enable common code optimizations, it is impractical to provide directives for every optimization. Sometimes we must resort to rewriting the code in addition to providing directives in order to achieve a design that meets our requirements. In the next section we describe one way to significantly restructure the merge sort code in order to increase throughput.

10.3.2 Restructured Merge Sort

Looking first at the inner loop of the merge() function, you might have found that it was difficult to achieve a loop II of 1. One challenge is that there are actually four reads of in[], but only at two different addresses. The HLS tool must recognize that these reads are redundant, since [block](#page-260-2) [RAM \(BRAM\)](#page-260-2) memories can only support two accesses each clock. However because these reads are in different basic blocks, it is more difficult for a compiler to eliminate the redundant loads. By eliminating the redundant reads, the compiler needs to do less optimization to achieve a loop II of 1. The restructured code is shown in Figure [10.12.](#page-203-0) In addition, there is a recurrence through the f1 and f2 variables. These variables are incremented in one of the branches of the if conditional, which must be used in the next iteration to determine which locations in $\ln \left| \right|$ to compare and subsequently which branch of the conditional to take. Because the floating point comparison is relatively complex, this recurrence can also limit the achievable II and clock period.

The behavior of this code is shown in Figure [10.13.](#page-203-1) Although the inner loop achieves a loop II of 1, this inner loop often has a very small number of loop iterations. When the inner loop finishes, the pipeline must empty before code executing after the pipeline can execute. Although the loop pipeline is relatively short in this case, the bubble caused by the loop completing is significant, since the number of iterations is also small. Unfortunately, because of the limits of static loop analysis, the performance of this particular code is somewhat hard to visualize. In this case, the number of iterations of the inner loop is data dependent.

A common approach is to flatten loop nests like these into a single loop, reducing the number of times that the pipeline must flush when exiting a loop. In fact, Vivado[®] HLS will automatically flatten perfect loop nests. In this case, however, since the code does not contain a perfect loop nest, we can resort to flattening the loops manually. Code resulting from manually flattening the merge arrays loop with the loop inside the merge() function is shown in Figure [10.14.](#page-204-0) Note that one advantage of this code is that the merge arrays loop also has a constant number of loop iterations, making understanding performance much easier.

Estimate the performance of the code in Figure [10.14.](#page-204-0) Even though the inner loops have achieved a loop II of 1, is the design using hardware efficiently? Is there a way to further reduce the latency of the merge_sort() function to the point where it is using approximately $N \log N$ clock cycles?

```
#include "merge_sort.h"
#include "assert.h"
// subarray1 is in[ii..i2−1]; subarray2 is in[i2..i3−1]
// sorted merge is stored in out[i1..i3−1]
void merge(DTYPE in[SIZE], int i1, int i2, int i3, DTYPE out[SIZE]) {
       int f1 = i1, f2 = i2;
       // Foreach element that needs to be sorted...
       for(int index = i1; index < i3; index ++) {
#pragma HLS pipeline II=1
              DTYPE t1 = \text{in}[f1];
              DTYPE t2 = (f2 == i3) ? 0 : in[f2];
              // Select the smallest available element.
              \textbf{if}(f2 == i3 \mid f1 < i2 \& t1 <= t2))out[index] = t1;f1_{++};} else {
                      assert(f2 < i3);
                      out[index] = t2;f2++;}
       }
}
```
Figure 10.12: Restructured code for the merge() function, which can achieve a loop II of 1 in Vivado® HLS.

Figure 10.13: Behavior of the restructured code in Figure [10.12.](#page-203-0)

```
#include "merge_sort.h"
#include "assert.h"
void merge_sort(DTYPE A[SIZE]) {
      DTYPE temp[SIZE];
 stage:
       for (int width = 1; width < SIZE; width = 2 * width) {
             int f1 = 0;
             int f2 = width;
              int i2 = width;
              int i3 = 2*width;if( i2 >= SIZE) i2 = SIZE;if(i3 >= SIZE) i3 = SIZE;
       merge arrays:
              for (int i = 0; i < SIZE; i++) {
#pragma HLS pipeline II=1
                     DTYPE t1 = A[f1];
                     DTYPE t2 = (f2 == i3) ? 0 : A[f2];
                     \textbf{if}(f2 == i3 \mid f1 < i2 \& t1 <= t2))\text{temp}[i] = \text{t}1;f1_{++};
                     } else {
                            assert(f2 < i3);
                           temp[i] = t2;f2++;}
                     if(f1 == i2 && f2 == i3) {
                           f1 = i3;i2 += 2*width;i3 += 2∗width;
                            if(i2 >= SIZE) i2 = SIZE;
                            if(i3 >= SIZE) i3 = SIZE;
                            f2 = i2;}
              }
       copy:
              for(int i = 0; i < SIZE; i++) {
#pragma HLS pipeline II=1
                     A[i] = temp[i];}
       }
}
```
Figure 10.14: Restructured code for Merge Sort which can achieve a loop II of 1 with fewer pipeline bubbles in Vivado® HLS.

Figure 10.15: Dataflow pipelined architecture for implementing 4 stages of Merge Sort. This architecture can sort up to 16 elements.

So far we have focused on optimizing the merge sort() function to reduce the latency of the computation without significantly increasing the number of resources. As a result, the accelerator is becoming more efficient. However, after achieving a reasonably efficient design, the only way to further reduce latency and/or increase throughput is increase parallelism. Previously we have seen ways of unrolling inner loops and partitioning arrays as a way to perform more work each clock cycle. An alternative way to increase parallelism is leverage pipelining. In addition to operator-level pipelinling we can also look for coarser-granularity task-level pipelining.

With Merge Sort it turns out that we can make a dataflow pipeline out of each iteration of the stage loop, assuming that we have a fixed size array to sort. In Vivado[®] HLS this implementation can be conceptually achieved by unrolling the stage loop and using the **dataflow** directive. Each instance of the merge arrays loop then becomes an independent process which can operate on a different set of data. The resulting architecture is shown in Figure [10.15.](#page-205-0)

The code to implement this is shown in Figure [10.16.](#page-206-0) This code is similar in many ways to the original code, but has several important differences. One key difference is that the merge arrays loop has been extracted into a function, making it easier simpler to rewrite the toplevel code. A second key difference is that the output of merge_sort_parallel() is produced in a separate array than the input, enabling Vivado® HLS to build an architecture that pipelined architecture processing using the **dataflow** directive. Additionally, the temp[][] array is now used to model the dataflow ping-pong channels between the processes implemented by the merge arrays() function, making extra array copies unnecessary. This two-dimensional array is partitioned in the first dimension, making it easy to represent a parameterized number of channels.

The merge sort parallel() function consists of STAGES calls to the merge arrays() function. Each The first call reads from the input and writes to temp[0]. The loop performs the intermediate stages and writes to the remaining partitions of temp[]. The final call writes to the output array B[]. The code is parameterized in terms of SIZE and STAGES and supports array lengths 4 or greater.

Estimate the performance of the code in Figure [10.16.](#page-206-0) What is the interval and latency of the implementation? How much memory is required to support that processing rate? Is all of the memory necessary?

10.4 Conclusion

This chapter introduced a number of basic sorting algorithms with fundamentally different algorithmic tradeoffs. Insertion sort operating on an array performs on average $N^2/4$ comparisons, but requires much fewer (approximately N comparisons) when operating on sorted data. We showed several ways of parallelizing Insertion sort which can increase performance at the expense of using more hardware resources. Because of bubbles in the statically scheduled pipeline, we end up needing roughly N comparators with an interval of N cycles to perform insertion sort. Merge

```
#include "merge_sort_parallel.h"
#include "assert.h"
void merge_arrays(DTYPE in[SIZE], int width, DTYPE out[SIZE]) {
     int f1 = 0;
     int f2 = width;
    int i2 = width;int i3 = 2*width;if(iz >= SIZE) i2 = SIZE;if(i3 >= SIZE) i3 = SIZE;
     merge_arrays:
     for (int i = 0; i < SIZE; i++) {
          #pragma HLS pipeline II=1
          DTYPE t1 = \text{in}[f1];
          DTYPE t2 = (f2 == i3) ? 0 : in[f2];
         if(f2 == i3 || (f1 < i2 && t1 <= t2)) {
              out[i] = t1;f1++;} else {
              assert(f2 < i3);out[i] = t2;
              f2++;}
         if(f1 == i2 && f2 == i3) {
              f1 = i3;
              i2 += 2∗width;
              i3 += 2∗width;
              if(iz) = SIZE) iz = SIZE;
              if(i3 >= SIZE) i3 = SIZE;
              f2 = i2;}
     }
}
void merge sort parallel(DTYPE A[SIZE], DTYPE B[SIZE]) {
     #pragma HLS dataflow
     DTYPE temp[STAGES−1][SIZE];
     #pragma HLS array_partition variable=temp complete dim=1
     int width = 1;
     merge_arrays(A, width, temp[0]);
     width * = 2;
     for (int stage = 1; stage < STAGES-1; stage++) {
          #pragma HLS unroll
          merge arrays(temp[stage−1], width, temp[stage]);
         width *= 2;}
     merge_arrays(temp[STAGES-2], width, B);
}
```
Figure 10.16: Restructured code for Merge Sort which can be implemented as a dataflow pipeline by Vivado® HLS.

sort operating on an array performs generally fewer comparisons, roughly $N \log N$, but requires additional memory to store partially sorted results. The more complex loop structure of Merge Sort means that we required additional refactoring to reach an efficient solution that took roughly $N \log N$ cycles with one comparator. We also showed a task-pipelined implementation which performs log N comparisons every clock cycle with an interval of N cycles to perform merge sort. In contrast with insertion sort, this requires much fewer comparisons to achieve the same interval, but requires more memory (in the form of dataflow channels) and has much higher latency.

In practice, many FPGA-based implementations of sorting will have to address these fundamental tradeoffs in order to achieve the best integration with other aspects of a system. Another sort with a fundamentally different tradeoff is the Radix Sort, which focuses on data that exists within a bounded range, unlike the more general sorting algorithms in this chapter which only require comparison between items. Radix sort will be implemented as part of the Huffman Coding in Chapter [11.](#page-208-0)

Parallel implementations of sorting algorithms are often described as sorting networks. Sorting networks are sometimes described as [systolic arrays](#page-258-2) and other times as pipelines. We can often gain inspiration for HLS designs by looking investigating these existing parallel implementations and then capturing them as C code. In Vivado[®] HLS, these networks can be described using either loop pipelines, dataflow pipelines, or a combination of both.

Chapter 11 Huffman Encoding

11.1 Background

Lossless data compression is a key ingredient for efficient data storage, and Huffman coding is amongst the most popular algorithms for variable length coding [\[40\]](#page-252-1). Given a set of data symbols and their frequencies of occurrence, Huffman coding generates codewords in a way that assigns shorter codes to more frequent symbols to minimize the average code length. Since it guarantees optimality, Huffman coding has been widely adopted for various applications [\[32\]](#page-252-2). In modern multistage compression designs, it often functions as a back-end of the system to boost compression performance after a domain-specific front-end as in GZIP [\[30\]](#page-252-3), JPEG [\[65\]](#page-254-6), and MP3 [\[67\]](#page-254-7). Although arithmetic encoding [\[69\]](#page-254-8) (a generalized version of Huffman encoding which translates an entire message into a single number) can achieve better compression for most scenarios, Huffman coding has often been the algorithm of choice for many systems because of patent concerns with arithmetic encoding [\[46\]](#page-253-3).

Canonical Huffman coding has two main benefits over traditional Huffman coding. In basic Huffman coding, the encoder passes the complete Huffman tree structure to the decoder. Therefore, the decoder must traverse the tree to decode every encoded symbol. On the other hand, canonical Huffman coding only transfers the number of bits for each symbol to the decoder, and the decoder reconstructs the codeword for each symbol. This makes the decoder more efficient both in memory usage and computation requirements. Thus, we focus on canonical Huffman coding.

In basic Huffman coding, the decoder decompresses the data by traversing the Huffman tree from the root until it hits the leaf node. This has two major drawbacks: it requires storing the entire Huffman tree which increases memory usage. Furthermore, traversing the tree for each symbol is computationally expensive. Canonical Huffman encoding addresses these two issues by creating codes using a standardized canonical format. The benefit of using a canonical encoding is that we only need to transmit the length of each Huffman codeword. A Canonical Huffman code has two additional properties. Firstly, longer length codes have a higher numeric value than the same length prefix of shorter codes. Secondly, codes with the same length increase by one as the symbol value increases. This means if we know the starting symbol for each code length, we can easily reconstruct the canonical Huffman code. The Huffman tree is essentially equivalent to a 'sorted' version of the original Huffman tree so that longer codewords are on the right-most branch of the tree and all of the nodes at the same level of the tree are sorted in order of the symbols.

Figure [11.1](#page-209-0) shows the process of creating a canonical Huffman code. The filter module only passes symbols with non-zero frequencies. The sort module rearranges the symbols in ascending order based upon their frequencies. Next, the create tree module builds the Huffman tree using

Figure 11.1: The Canonical Huffman Encoding process. The symbols are filtered and sorted, and used to build a Huffman tree. Instead of passing the entire tree to the decoder (as is done in "basic" Huffman coding), the encoding is done such that only the length of the symbols in the tree is required by the decoder. Note that the final canonical tree is different from the initial tree created near the beginning of the process.

three steps: 1) it uses the two minimum frequency nodes as an initial sub-tree and generates a new parent node by summing their frequencies; 2) it adds the new intermediate node to the list and sorts them again; and 3) it selects the two minimum elements from the list and repeats these steps until one element remains. The result is a Huffman tree where each leaf node in the tree represents a symbol that can be coded and each internal node is labeled with the frequency of the nodes in that sub-tree. By associating the left and right edges in the tree with bits 0 and 1, we can determine the unique codeword for each symbol based on the path to reach it from the root node. For example, the codeword for A is 00 and codeword for B is 1110. This completes the basic Huffman encoding process, but does not necessarily create the canonical Huffman tree.

To create the canonical Huffman tree, we perform several additional transformations. First, the compute bit len module calculates the bit length of each codeword and then counts the frequency of each length. The result is a histogram of the codeword lengths (see Section [8.2\)](#page-159-0). In the example case, we have three symbols (A,D,E) with the code length of 2. Therefore, the computed histogram maps contains value 3 in location 2. Next, the truncate tree module rebalances the Huffman tree in order to avoid excessively long codewords. This can improve decoder speed at the cost of a slight increase in encoding time. This is not necessary in the example in Figure [11.1.](#page-209-0) We set the maximum height of the tree to 27. Lastly, the canonize tree module creates two sorted tables. The first table contains symbols and lengths sorted by symbol. The second table contains symbols and lengths sorted by lengths. These tables simplify the creation of the canonical Huffman codewords for each symbol.

The create codeword module creates a table of canonical Huffman codewords by traversing the sorted tables. Beginning with the first codeword in the sorted table, it is assigned the all-zero codeword with the appropriate length. Each following symbol with the same bit length is assigned the following codeword, which is formed by simply adding 1 to the previous code word. In our example, symbols A, D, and E all have bit length $l = 2$ and are assigned the codewords $A = 00$, $D = 01$, and $E = 10$. Note that the symbols are considered in alphabetical order, which is necessary to make the tree canonical. This process continues until we get to a codeword that requires a larger length, in which case we not only increment the previous codeword, but also shift left to generate a codeword of the correct length. In the example, the next symbol is C with a length of 3, which receives the codeword $C = (10 + 1) \ll 1 = 11 \ll 1 = 110$. Continuing on, the next symbol is B with a length of 4. Once again we increment and shift by one. Thus the codeword for $B = (110 + 1) \leq 1 = 1110$. The final codeword for symbol $F = 1110 + 1 = 1111$. We explain this in more detail in Chapter [11.2.7.](#page-230-0)

The creation of a canonical Huffman code includes many complex and inherently sequential computations. For example, the create tree module needs to track the correct order of the created sub trees, requiring careful memory management. Additionally, there is very limited parallelism that can be exploited. In the following, we discuss the hardware architecture and the implementation of the canonical Huffman encoding design using Vivado® HLS.

Figure [11.2](#page-212-0) shows the entire "top" huffman encoding function. This sets up the arrays and other variables that are passed between the various subfunctions. And it instantiates these functions.

There is some additional copying of data that may seem unnecessary. This is due to our use of the dataflow directive. This imparts some restrictions on the flow of the variables between the subfunctions. In particular, there are some strict rules on producer and consumer relationships of data between the parts of the function. This requires that we replicate some of the data. For example, we create two copies of the arrays parent, left and right. We also do the same with the array truncated bit length. The former is done in a **for** loop in the top huffman encoding function; the latter is done inside of the canonize tree function.

```
#include "huffman.h"
#include "assert.h"
void huffman encoding(
      /∗ input ∗/ Symbol symbol histogram[INPUT SYMBOL SIZE],
      /∗ output ∗/ PackedCodewordAndLength encoding[INPUT SYMBOL SIZE],
      /* output */ int *num_nonzero_symbols) {
      #pragma HLS DATAFLOW
      Symbol filtered[INPUT_SYMBOL_SIZE];
      Symbol sorted[INPUT SYMBOL SIZE];
      Symbol sorted copy1[INPUT SYMBOL SIZE];
      Symbol sorted_copy2[INPUT_SYMBOL_SIZE];
      ap uint<SYMBOL BITS> parent[INPUT SYMBOL SIZE−1];
      ap uint<SYMBOL BITS> left[INPUT SYMBOL SIZE−1];
      ap_uint<SYMBOL_BITS> right[INPUT_SYMBOL_SIZE-1];
      int n;
      filter(symbol histogram, filtered, &n);
      sort(filtered, n, sorted);
      ap_uint<SYMBOL_BITS> length_histogram[TREE_DEPTH];
      ap_uint<SYMBOL_BITS> truncated_length_histogram1[TREE_DEPTH];
      ap_uint<SYMBOL_BITS> truncated_length_histogram2[TREE_DEPTH];
      CodewordLength symbol bits[INPUT SYMBOL SIZE];
      int previous frequency = -1;
 copy sorted:
      for(int i = 0; i < n; i++) {
             sorted_copy1[i].value = sorted[i].value;
             sorted copy1[i].frequency = sorted[i].frequency;
             sorted_copy2[i].value = sorted[i].value;
             sorted_copy2[i].frequency = sorted[i].frequency;
            // std::cout << sorted[i].value << " " << sorted[i].frequency << "\n";
             assert(previous_frequency <= (int)sorted[i].frequency);
             previous frequency = sorted[i]. frequency;
      }
      create tree(sorted copy1, n, parent, left, right);
```
compute_bit_length(parent, left, right, n, length_histogram);

$#$ ifndef $_SYNTHESIS$

 $//$ Check the result of computing the tree histogram $int codewords_in_tree = 0;$

```
merge bit length:
      for(int i = 0; i < TREE_DEPTH; i++) {
             #pragma HLS PIPELINE II=1
             if(length\_histogram[i] > 0)std::cout << length_histogram[i] << " codewords with length " << i << "\n\cdot";
             codewords_in_tree += length_histogram[i];
      }
      assert(codewords_in-tree == n);#endif
```
truncate tree(length histogram, truncated length histogram1, truncated length histogram2); canonize_tree(sorted_copy2, n, truncated_length_histogram1, symbol_bits); create codeword(symbol bits, truncated length histogram2, encoding);

```
∗num nonzero symbols = n;
```
}

Figure 11.2: The "top" huffman encoding function. It defines the arrays and variables between the various subfunctions. These are described graphically in Figures [11.1](#page-209-0) and [11.4.](#page-214-0)

The **dataflow** directive imposes restrictions on the flow of information in the function. Many of the restrictions enforce a strict producer and consumer relationship between the subfunctions. One such restriction is that an array should be written to by only one function and it should be read by only one function. i.e., it should only serve as an output from one function and an input to another function. If multiple functions read from the same array, Vivado[®] HLS will synthesize the code but will issue a warning and not use a dataflow pipelined architecture. As a result, using dataflow mode often requires replicating data into multiple arrays. A similar problem occurs if a function attempts to read from and write to an array which is also accessed by another function. In this case it is necessary to maintain an additional internal copy of the data inside the function. We will discuss both of these requirements and how to adhere to them as we go through the code in the remainder of this chapter.

11.2 Implementation

The canonical Huffman encoding process is naturally divided into subfunctions. Thus, we can work on each of these subfunctions on a one-by-one basis. Before we do that, we should consider the interface for each of these functions.

Figure [11.4](#page-214-0) shows the functions and their input and output data. For the sake of simplicity, it only shows the interfaces with arrays, which, since they are large, we can assume are stored in block rams (BRAMs). Before we describe the functions and their inputs and outputs, we need to discuss the constants, custom data types, and the function interface that are defined in huffman.h. Figure [11.3](#page-213-0) shows the contents of this file.

The INPUT SYMBOL SIZE parameter specifies the maximum number of symbols that will be given as input for encoding. In this case, we've set it to 256, enabling the encoding of 8-bit ASCII #include "ap_int.h"

// input number of symbols const static int INPUT_SYMBOL_SIZE $= 256$;

// upper bound on codeword length during tree construction const static int TREE_DEPTH $= 64$;

 $\frac{1}{1}$ maximum codeword tree length after rebalancing const static int MAX_CODEWORD_LENGTH $= 27$;

// Should be log2(INPUT SYMBOL SIZE) const static int $SYMBOL_BITS = 10$;

// Should be log2(TREE DEPTH) const static int TREE DEPTH BITS $= 6$;

// number of bits needed to record MAX CODEWORD LENGTH value // Should be log2(MAX CODEWORD LENGTH) const static int CODEWORD LENGTH BITS $= 5$;

// A marker for internal nodes const static ap_uint<SYMBOL_BITS> INTERNAL_NODE = -1 ;

```
typedef ap uint<MAX CODEWORD LENGTH> Codeword;
typedef ap_uint<MAX_CODEWORD_LENGTH + CODEWORD_LENGTH_BITS> PackedCodewordAndLength;
typedef ap_uint<CODEWORD_LENGTH_BITS> CodewordLength;
typedef ap_uint<32> Frequency;
```

```
struct Symbol {
   ap uint<SYMBOL BITS> value;
   ap uint<32> frequency;
};
```
void huffman encoding (Symbol in[INPUT_SYMBOL_SIZE], PackedCodewordAndLength encoding[INPUT_SYMBOL_SIZE], int *num_nonzero_symbols);

Figure 11.3: The parameters, custom data type, and function interface for the top level function huffman encoding.

Figure 11.4: The block diagram for our hardware implementation of canonical Huffman encoding. The gray blocks represent the significant input and output data that is generated and consumed by the different subfunctions. The white blocks correspond to the functions (computational cores). Note that the array initial bit length appears twice to allow the figure to be more clear.

data. The TREE DEPTH parameter specifies the upper bound for the length of an individual codeword during the initial Huffman tree generation. The CODEWORD LENGTH parameter specifies the target tree height when the Huffman tree is rebalanced in the function truncate tree. Finally, the CODEWORD LENGTH BITS constant determines the number of bits required to encode a codeword length. This is equal to log_2 [CODEWORD_LENGTH], which in this case is 5.

We create a custom data type Symbol to hold the data corresponding the input values and their frequencies. This datatype is used in the filter, sort, and other functions in the encoding process that require access to such information. The data type has two fields value and frequency. In this case we've assumed that the block of data being encoded contains no more than 2^{32} symbols.

Finally, the huffman.h file has the huffman encoding function interface. This is the specified top level function for the Vivado® HLS tool. It has three arguments. The first argument is an array of Symbols of size INPUT SYMBOL SIZE. This array represents a histogram of the frequencies of the data in the block being encoded. The next two arguments are outputs. The encoding argument outputs the codeword for each possible symbol. The num nonzero symbols argument is the number of non-zero symbols from the input data. This is the same as the number of symbols that remain after the filter operation.

The input to the system is an array of Symbol. This holds the symbol value and frequencies in the array in. Each symbol holds a 10-bit value and a 32-bit frequency. The size of this array is set as the constant INPUT SYMBOL SIZE which is 256 in our example. The filter module reads from the in array and writes its output to the filtered array. This is an array of Symbols which holds the number of non-zero elements which is the input to the sort module. The sort module writes the symbols sorted by frequency into two different arrays – one is used for the create tree module and the other for the canonize tree module. The create tree module creates a Huffman tree from the sorted array and stores it into three arrays (parent, left, and right); these arrays hold all the

```
#include "huffman.h"
// Postcondition: out[x]. frequency > 0void filter(
/∗ input ∗/ Symbol in[INPUT SYMBOL SIZE],
/∗ output ∗/ Symbol out[INPUT SYMBOL SIZE],
/* output */ int *n) {
    #pragma HLS INLINE off
    ap_uint<SYMBOL_BITS> j = 0;
    for(int i = 0; i < INPUT_SYMBOL_SIZE; i++) {
        #pragma HLS pipeline II=1
        \mathbf{if}(\infty) if (in [i]. frequency != 0) {
             out[j]. frequency = in [i]. frequency;
             out[j].value = in[i].value;i++;
         }
    }
    *n = j;}
```
Figure 11.5: The filter function iterates across the input array in and add any Symbol entry with a non-zero frequency field to the output array out. Additionally, it records the number of non-zero frequency elements and passes that in the output argument n.

info for each node of the Huffman tree. Using the Huffman tree information, the compute bit len module calculates the bit length of each symbol and stores this information to a initial bit len array. We set the maximum number of entries to 64, covering up to maximum 64-bit frequency number, which is sufficient for most applications given that our Huffman tree creation rebalances its height. The truncate tree module rebalances the tree height and copies the bit length information of each codeword into two separate truncated bit length arrays. They each have the exact same information, but they must be copied to ensure that the Vivado[®] HLS tool can perform functional pipelining; we will talk about that in more detail later. The canonize tree module walks through each symbol from the sort module and assigns the appropriate bit length using the truncated bit length array. The output of the canonize module is an array that contains the bit lengths for the codeword of each symbol. Finally, the create codeword module generates the canonical codewords for each symbol.

11.2.1 Filter

The first function for the Huffman encoding process is filter, which is shown in Figure [11.5.](#page-215-0) This function takes as input a Symbol array. The output is another Symbol array that is a subset of the input array in. The filter function removes any entry with a frequency equal to 0. The function itself simply iterates across the in array, storing each element to the out array if its frequency field is non-zero. In addition, the function counts the number of non-zero entries to the output. This is passed as the output argument n, enabling further functions to only process the 'useful' data.

Vivado® HLS can decide to automatically inline functions in order to generate a more efficient architecture. Most often, this happens for small functions. The directive inline allows
the user to explicitly specify whether or not Vivado[®] HLS should inline particular functions. In this case, INLINE off ensures that this function will not be inlined and will appear as a module in the generated [register-transfer level \(RTL\)](#page-260-0) design. In this case, disabling inlining allows us to get a performance and resource usage for this function and to ensure that it will be implemented as a process in the toplevel dataflow design.

11.2.2 Sort

The sort function, shown in Figure [11.6,](#page-218-0) orders the input symbols based on their frequency values. The function itself consists of two **for** loops, labeled copy in to sorting and radix sort.

The copy in to sorting loop moves input data from the in array into the sorting array. This ensures that the in array is read-only to meet the requirements of the **dataflow** directive used at the toplevel. The sorting function reads and writes to the sorting array throughout its execution. Even for simple loops like this, it is important to use the **pipeline** directive to generate the most efficient result and accurate performance estimates.

The radix sort loop implements the core radix-sorting algorithm. In general, radix sorting algorithms sort data by considering one digit or group of bits at a time. The size of each digit determines the *radix* of the sort. Our algorithm considers 4 bits at a time of the 32-bit Symbol.frequency variable. Hence we are using radix $r = 2^4 = 16$ sort. For each 4-bit digit in the 32-bit number, we perform a counting sort. The radix sort loop performs these 8 counting sort operations, iterating to 32 in steps of 4. Radix-sorting algorithms can also operate from left to right (least significant digit first) or right to left (most significant digit first). The algorithm implemented here works from least significant digit to most significant digit. In the code, the radix can be configured by setting the RADIX and BITS PER LOOP parameters.

What would happen if we increased or decreased the radix? How would this effect the number of counting sort operations that are performed? How would this change the resource usage, e.g., the size of the arrays?

The code stores the current state of the sort in sorting[] and previous sorting[]. Each iteration of radix sort loop, the current value of sorting[] is copied to previous sorting[] and then the values are sorted as they are copied back into sorting. The digit-histogram. and digit-location. arrays are used in radix sort loop to implement the counting sort on a particular digit. The two **array partition** s declare that these two arrays should be completely partitioned into registers. These arrays are small and used frequently, thus this does not use many resources and can provide performance benefits. Finally, current digit[] stores the digit being sorted for each item in the current iteration of the radix sort.

This code also contains two assert() calls which check assumptions about the input num symbols. Since this variable determines the number of valid elements in the in array, it must be bounded by the size of that array. Such assertions are good defensive programming practice in general to ensure that the assumptions of this function are met. In Vivado[®] HLS they serve an additional purpose as well. Since num symbols determines the number of times that many of the internal loops execute, Vivado[®] HLS can infer the tripcount of the loop based on these assertions. In addition, Vivado[®] HLS also uses these assertions to minimize the bitwidth of the variables used in the implemented circuit.

```
#include "huffman.h"
#include "assert.h"
const unsigned int RADIX = 16;
const unsigned int BITS_PER_LOOP = 4; // should be log2(RADIX)
typedef ap_uint<BITS_PER_LOOP> Digit;
void sort(
      /∗ input ∗/ Symbol in[INPUT SYMBOL SIZE],
      /* input */ int num_symbols,
      /∗ output ∗/ Symbol out[INPUT SYMBOL SIZE]) {
      Symbol previous sorting[INPUT SYMBOL SIZE], sorting[INPUT SYMBOL SIZE];
      ap uint<SYMBOL BITS> digit histogram[RADIX], digit location[RADIX];
#pragma HLS ARRAY_PARTITION variable=digit_location complete dim=1
#pragma HLS ARRAY_PARTITION variable=digit_histogram complete dim=1
      Digit current digit[INPUT SYMBOL SIZE];
      assert(num\_symbols >= 0);assert(num_symbols \leq = \text{INPUT}_SYMBOL_SIZE);copy_in_to_sorting:
      for(int j = 0; j < num symbols; j++) {
#pragma HLS PIPELINE II=1
             sorting[j] = in[j];
      }
 radix_sort:
      for(int shift = 0; shift < 32; shift += BITS_PER_LOOP) {
      init_histogram:
             for(int i = 0; i < RADIX; i++) {
#pragma HLS pipeline II=1digit_histogram[i] = 0;
             }
      compute histogram:
             for(int j = 0; j < num_symbols; j++) {
#pragma HLS PIPELINE II=1
                    Digit digit = (sorting[j].frequency >> shift) & (RADIX - 1); // Extrract a digit
                    current digit[i] = digit; // Store the current digit for each symbol
                    digit_histogram[digit]++;previous sorting[j] = sorting[j]; // Save the current sorted order of symbols
```
}

```
digit_location[0] = 0;
       find_digit_location:
              for(int i = 1; i < RADIX; i++)
#pragma HLS PIPELINE II=1
                     digit location[i] = digit location[i-1] + digit histogram[i-1];
       re_sort:
              for(int j = 0; j < num_symbols; j++) {
#pragma HLS PIPELINE II=1
                     Digit digit = current digit[j];
                     sorting[digit_location[digit]] = previous_sorting[j]; // Move symbol to new sorted location
                     out[digit_location[digit]] = previous_sorting[j]; // Also copy to output
                     digit location[digit]++; // Update digit location
              }
       }
}
```
Figure 11.6: The sort function employs a radix sort on the input symbols based upon their frequency values.

Previously we've seen the **loop_tripcount** directive used to give Vivado[®] HLS information about the tripcount of loops. Using assert() statements serves many of the same purposes, with some advantages and disadvantages. One advantage of using **assert**() statements is that they are checked during simulation and this information can be used to further optimize the circuit. In contrast, the **loop_tripcount** directive only affects performance analysis and is not used for optimization. On the other hand, assert() statements can only be used to give bounds on variable values, but can't be used to set expected or average values, which can only be done through the **loop_tripcount** directive. In most cases, it is recommended to first provide worst case bounds through assert $()$ statements, and then if necessary also add **loop_tripcount** directives.

The body of the radix sort loop is divided into four subloops, labeled init histogram, compute histogram, find digit location, and re sort. init histogram and compute histogram loops combine to compute the histogram of the input, based on the current digit being considered. This produces a count of the number of each times each digit occurs in digit histogram[]. The compute histogram loop also stores the current digit being sorted for each symbol in current digit[]. Next, the find digit location loop computes a prefix sum of the resulting histogram values, placing the result in digit location[]. In the context of the counting sort, digit location[] contains the location of the first symbol with each digit in the newly sorted array. Lastly, the re-sort loop reorders the symbols based upon these results, placing each element in its correct place in the newly sorted array. It uses the key stored in current digit[] to select the right location from digit location[]. This location is incremeted each time through the re sort loop to place the next element with the same digit in the next location in the sorted array. Overall, each iteration through the radix sort loop implements a counting sort on one digit. The counting sort is a [stable](#page-258-0) [sort,](#page-258-0) so that elements with the same digit remain in the same order. After stable-sorting based on each digit, the array is returned in the correct final order.

We have previous discussed the histogram and prefix sum algorithms in Chapter [8.2](#page-159-0) and [8.1.](#page-156-0) In this case, with simple code and complete partitioning of digit histogram[] and digit location[], we can achieve a loop II of 1 to compute the histogram and prefix sum, since the number of bins is relatively small. The optimization of the re sort loop is similar. Since the only recurrence is through the relatively small digit location[] array, achieving a loop II of 1 is also straightforward. Note that this approach works primarily because we've configured RADIX to be relatively small. With larger values of RADIX, it would be preferable to implement digit histogram[] and digit location[] as memories, which might require additional optimization to achieve a loop II of 1.

Another alternative that may make sense in the context of this code is to combine complete partitioning of digit histogram[] and digit location[] with complete unrolling of the init histogram and find digit location loops. These loops access each location in these small arrays and perform operations with a minimal amount of logic. In this case, although unrolling loops would likely result in replicating the circuit for each loop body, fewer resources would be required to implement this circuit since the array accesses would be at constant indexes. However, for larger values of the BITS PER LOOP parameter this change becomes prohibitive, since each additional bit doubles the RADIX parameter, doubling the cost of these unrolled loops. This is a somewhat common situation with parameterized code where different optimizations make sense with different parameter values.

What happens to the performance and utilization results when you perform the optimizations on the prefix sum and histogram loops as specified in Chapter [8.2](#page-159-0) and [8.1?](#page-156-0) Are these optimizations necessary in this case?

Is the re sort for loop able to achieve the specified initiation interval of one cycle? Why or why not?

For a large dataset $(n > 256)$, what is the approximate latency, in terms of n, of the code in Figure [11.6.](#page-218-0) What portions of the code dominate the number of cycles? How would this change as the RADIX parameter changes?

Note that the re sort loop not only stores the sorted arrray in sorting[] but also stores the sorted array in out[]. While this may seem redundant, we need to ensure that out[] is only written to in order to obey the requirements of the toplevel **dataflow** directive. In this case, out will be overwritten multiple times with partially sorted results, but only the final result will be passed on the following function.

The **dataflow** directive has several requirements in order to perform the task level pipelining optimization. One of them is the need for single producer and consumer of data between the tasks. Since we would like to perform task level pipelining for the Huffman encoding process as shown in Figure [11.4,](#page-214-0) we must insure that each of these tasks follow this requirement. In the case of this sort function, which is one of the tasks, it must only consume (read from but not write to) the input argument data and only produce (write to but not read from) the output argument data. In order to met this requirement, we create the internal array sorting, which is read from and written to throughout the function. We copy the input data from the argument in at the beginning of the function and write the final results to the output argument out at the end of the function. This insures that we follow the producer/consumer requirements for the **dataflow** directive.

11.2.3 Create Tree

The next function in the Huffman encoding process forms the binary tree representing the Huff-man code. This is implemented in the create tree function shown in Figure [11.8.](#page-223-0) in \Box contains num symbols Symbol elements, sorted from lowest to highest frequency. The function creates a binary tree of those symbols which is stored into three output arrays named parent, left, and right. The left and right arrays represent the left and right children of each intermediate node in the tree. If the child is a leaf node, then the corresponding element of the left or right array will contain the symbol value of the child, otherwise it contains the special flag INTERNAL NODE. Similarly, the parent array holds the index of the parent node of each intermediate node. The parent of the root node of the tree is defined to be index zero. The tree is also ordered, in the sense that a parent always has a higher index than its children. As a result, we can efficiently implement bottom-up and top-down traversals of the tree.

Figure [11.7](#page-221-0) shows an example of these data structures. Six symbols sorted by their frequencies are stored in the in array. The resulting Huffman tree is stored in three arrays parent, left, and right. In addition, the frequency of each intermediate node is stored in the frequency array. We directly denote the node numbers for the left and right arrays (e.g., n0, n1, etc.) for the sake of illustration. These will hold a special internal node value in reality.

While it may be odd to think of storing a complex data structure in a tree like this, it is actually very common in embedded programming where data allocation is not allowed[\[61\]](#page-254-0). In fact, the C library implementations of malloc() and free() often implement low-level memory management in this way to enable small allocations to be created from larger memory allocations, usually called pages, returned from the operating system. This enables the operating system to efficiently manage large allocations of memory efficiently and to coordinate virtual memory using the processor page table and disk storage which usually handle large blocks of data. 4 Kilo-bytes is a typical size for these pages. For more ideas about implementing data structures using arrays, see [\[66\]](#page-254-1).

In the Huffman tree, each symbol is associated with a leaf node in the tree. Intermediate nodes in the tree are created by grouping the two symbols with the smallest frequency and using them as the left and right nodes of a new intermediate node. That intermediate node has a frequency which is the sum of the frequencies of each child node. This process continues by iteratively creating intermediate nodes from the two nodes with the smallest frequencies, which may include other intermediate nodes or leaf nodes. The tree building process completes when all of the intermediate nodes have been incorporated into the binary tree.

There are many ways to represent this process in code. For instance, we might explicitly create an array representing every node in the tree which is sorted by frequency. In this case selecting

Figure 11.7: The Symbol array in is used to create the Huffman tree. The tree is shown graphically along with the corresponding values for the four arrays used to represent the tree (intermediate, left, right, and parent).

nodes to add to the tree is simple, since they will always be in the same locations of the sorted array. On the other hand, inserting a newly created node into the list is relatively complex because the array must again be sorted, which would require moving elements around. Alternatively, we might add pointer-like array indexes to the data structure in our array to enable the data to be logically sorted without actually moving the data around. This would reduce data copying, but would increase the cost of accessing each element and require extra storage. Many of the normal algorithmic tradeoffs in the design of data structures apply in the context of HLS just as well as they apply to processors.

In this case, however, we can make some additional simplifying observations. The most important observation is that new intermediate nodes are always created in order of frequency. We might create an intermediate node with a frequency that is less than the frequency of some leaf node, but we will never create an intermediate node with a frequency less than an already created intermediate node. This suggests that we can maintain a sorted data structure by storing the nodes in two separate arrays: a sorted array of symbols and a sorted array of intermediate nodes. As we 'use' the lowest frequency elements of each list, we only need to append to the end of the list of intermediate nodes. There is a small extra complexity because we might need to remove zero, one, or two elements from either array, but this turns out to be much less complex than resorting the node array.

Conceptually this algorithm is very similar to the mergesort algorithm discussed in Section [10.3.](#page-198-0) The key difference is what operation is done as elements are removed from the sorted arrays. In mergesort, the least element is simply inserted at the appropriate position in the array. In this case, the two least elements are identified and then merged into a new tree node.

This code to implement the create tree function is shown in Figure [11.8.](#page-223-0) The first block of code defines the local variables that we use in the function. frequency^[] stores the frequencies for each intermediate node as it is created. in count tracks which symbols have been given a parent node in the tree, while tree count tracks which newly created intermediate nodes have been given a parent

```
#include "huffman.h"
#include "assert.h"
void create_tree (
       /∗ input ∗/ Symbol in[INPUT SYMBOL SIZE],
      /* input */ int num_symbols,
       /∗ output ∗/ ap uint<SYMBOL BITS> parent[INPUT SYMBOL SIZE−1],
       /∗ output ∗/ ap uint<SYMBOL BITS> left[INPUT SYMBOL SIZE−1],
       /∗ output ∗/ ap uint<SYMBOL BITS> right[INPUT SYMBOL SIZE−1]) {
       Frequency frequency[INPUT SYMBOL SIZE−1];
       ap_uint<SYMBOL_BITS> tree_count = 0; // Number of intermediate nodes assigned a parent.
       ap uint<SYMBOL BITS> in count = 0; // Number of inputs consumed.
       assert(num\_symbols > 0);assert(num\_symbols \leq = \text{INPUT}\_\text{SYMBOL}\_\text{SIZE});
       for(int i = 0; i < (num_symbols-1); i++) {
#pragma HLS PIPELINE II=5
             Frequency node freq = 0;
              // There are two cases.
             // Case 1: remove a Symbol from in[]
             \frac{1}{2} Case 2: remove an element from intermediate[]
             // We do this twice, once for the left and once for the right of the new intermediate node.
             assert(in_count < num\_symbols || tree_count < i);Frequency intermediate freq = frequency [tree_count];
             Symbol s = \inf[in_count];
             if((in_count \lt num_symbols && s.frequency \lt = intermediate_freq) || tree_count == i) {
                    // Pick symbol from in[].
                    left[i] = s.value; // Set input symbol as left node
                    node freq = s. frequency; // Add symbol frequency to total node frequency
                    in count ++; // Move to the next input symbol
              \} else \{// Pick internal node without a parent.
                    left[i] = \text{INTERNAL-NODE}; // Set symbol to indicate an internal nodenode freq = frequency [tree_count]; // Add child node frequency
                    parent[tree_count] = i; // Set this node as child's parent
                    tree_count++; // Go to next parentless internal node
              }
             assert(in_count < num_symbols \mid tree_count < i);intermediate\_freq = frequency[tree\_count];s = inf[in_count];if((in_count \lt num_symbols && s.frequency \lt = intermediate_freq) || tree_count == i) {
```

```
// Pick symbol from in[].
                     right[i] = s.value;frequency[i] = node_freq + s.frequency;
                     in count++;
              \} else \{// Pick internal node without a parent.
                     right[i] = INTERNAL_NODE;frequency[i] = node_freq + intermediate_freq;
                     parent[tree\_count] = i;tree_count++;
              }
              // Verify that nodes in the tree are sorted by frequency
              assert(i == 0 || frequency[i] >= frequency[i−1]);
       }
       parent[tree_count] = 0; //Set parent of last node (root) to 0
}
```
Figure 11.8: The complete code for Huffman tree creation. The code takes as input the sorted Symbol array in, the number of elements in that array n, and outputs the Huffman tree in the three arrays left, right, and parent.

node. Each iteration through the main loop creates a new intermediate node without a parent, so all of the intermediate nodes between tree count and i have not yet been assigned a parent in the tree.

The main loop contains two similar blocks of code. Each block compares the frequency of the next available symbol in [in_count]. frequency with the frequency of the next available intermediate node frequency [tree_count]. It then selects the lowest frequency of the two to be incorporated as the leaf of a new intermediate node. The first block does this for the left child of the new node, storing in left[i], while the second block selects the right child of the new node, storing in right[i]. In both cases, we need to be careful to ensure that the comparison is meaningful. In the first iteration of the loop, tree count $== 0$ and $i == 0$, so there is no valid intermediate node to be considered and we must always select an input symbol. During the final iterations of the loop, it is likely that all of the input symbols will have been consumed, so in count $==$ num symbols and we must always consume an intermediate node.

The number of iterations of the loop depends on the input num symbols in an interesting way. Since each input symbol becomes a leaf node in the binary tree, we know that there will be exactly num_symbols−1 intermediate nodes to be created, since this is a basic property of a binary tree. At the end of the loop we will have created num symbols−1 new nodes, each of which has two children. num symbols of these children will be input symbols and num symbols−2 will be intermediate nodes. There will be one intermediate node remaining as the root of the tree without a parent. This last node is artificially assigned a parent index of zero in the last line of code. This completes the building of the Huffman tree.

In the tree, the children of an intermediate node can be either a symbol or a intermediate node. In creating the huffman tree, this information isn't very important, although it will be important later when we traverse the tree later. To store this difference a special value INTERNAL NODE is stored in left[] and right[] if the corresponding child is an internal node. Note that this storage essentially requires one more bit to represent in the array. As a result, the left[] and right[] arrays are one bit larger than you might expect.

For a large dataset $(n > 256)$, what is the approximate latency, in terms of n, of the code in Figure [11.8?](#page-223-0) What portions of the code dominate the number of cycles?

11.2.4 Compute Bit Length

The compute bit length function determines the depth in the tree for each symbol. The depth is important because it determines the number of bits used to encode each symbol. Computing the depth of each node in the tree is done using the recurrence:

$$
\text{depth}(\text{root}) = 0
$$

\n
$$
\forall n! = \text{root}, \quad \text{depth}(n) = \text{depth}(\text{parent}(n) + 1)
$$

\n
$$
\forall n, \text{child_depth}(n) = \text{depth}(n) + 1
$$
\n(11.1)

This recurrence can be computed by traversing the tree starting at the root node and exploring each internal node in order. As we traverse each internal node, we can compute the depth of the node and the corresponding depth (incremented by one) of any child nodes. It turns out that we don't actually care about the depth of the internal nodes, only about the depth of the child nodes. As a result, the code actually computes the recurrence:

$$
\text{child-depth(root)} = 1
$$
\n
$$
\forall n! = \text{root}, \qquad \text{child-depth}(n) = \text{child-depth}(\text{parent}(n) + 1)
$$
\n(11.2)

The code for this function is shown in Figure [11.9.](#page-225-0) The input arguments to the function represent a Huffman tree in parent[], left[], and right[]. num symbols contains the number of input symbols, which is one more than the number of intermediate nodes in the tree. The output length histogram[]. Each element of that array stores the number of symbols with the given depth. Thus, if there are five symbols with depth three, then length histogram $[3] = 5$.

child depth[] stores the depth of each internal node while the tree is being traversed. After the depth of each internal node is determined in the traverse tree loop, length histogram[] is updated. internal length histogram[] is used to ensure that our function adheres the requirements for the dataflow directive, where the output array length histogram^[] is never read. The init histogram loop initializes these two arrays.

The init histogram loop has a **pipeline** directive with $II = 1$. Is it possible to meet this II? What happens if we increase the II to something larger? What happens if we do not apply this directive?

Internal nodes in the tree are traversed from the root node, which has the largest index, down to index zero. Since the array of nodes were created in bottom-up order, this reverse order results in a top-down traversal of the tree enabling the computation of the recurrence for each node in a single pass through the nodes. For each node, we determine the depth of its children. Then if the node actually does have any children which are symbols, we figure out how many children and

```
#include "huffman.h"
#include "assert.h"
void compute_bit_length (
       /∗ input ∗/ ap uint<SYMBOL BITS> parent[INPUT SYMBOL SIZE−1],
       /∗ input ∗/ ap uint<SYMBOL BITS> left[INPUT SYMBOL SIZE−1],
       /∗ input ∗/ ap uint<SYMBOL BITS> right[INPUT SYMBOL SIZE−1],
       /\star input \star/ int num_symbols,
       /∗ output ∗/ ap uint<SYMBOL BITS> length histogram[TREE DEPTH]) {
       assert(num\_symbols > 0);assert(num\_symbols \leq = \text{INPUT}\_\text{SYMBOL}\_\text{SIZE});
       ap_uint<TREE_DEPTH_BITS> child_depth[INPUT_SYMBOL_SIZE-1];
       ap uint<SYMBOL BITS> internal length histogram[TREE DEPTH];
 init_histogram:
       for(int i = 0; i < TREE_DEPTH; i++) {
              #pragma HLS pipeline II=1
              internal length histogram[i] = 0;
       }
       child_depth[num_symbols-2] = 1; // Depth of the root node is 1.
traverse_tree:
       for(int i = num_symbols-3; i >= 0; i--) {
#pragma HLS pipeline II=3
              ap\_uint < TREE\_DEPTH\_BITS > length = child\_depth[parent[i]] + 1;child-depth[i] = length;\textbf{if}(\text{left}[i] := \text{INTERNAL.NODE} \mid \text{right}[i] := \text{INTERNAL.NODE}int children;
                     \mathbf{if}(\mathsf{left}[i] := \mathsf{INTERNAL}\ \mathsf{NODE} \ \&\ \&\ \mathsf{right}[i] := \mathsf{INTERNAL}\ \mathsf{NODE} \}// Both the children of the original node were symbols
                             children = 2;
                     \} else \{// One child of the original node was a symbol
                             children = 1;
                     }
                     ap\_uint < SYMBOL_BITS > count = internal\_length\_histogram[length];count += children;internal length histogram[length] = count;length\_histogram[length] = count;}
       }
}
```
Figure 11.9: The complete code for determining the number of symbols at each bit length.

update the histogram accordingly. Child nodes which are internal nodes are represented by the special value INTERNAL NODE.

For a large dataset $(n > 256)$, what is the approximate latency, in terms of n, of the code in Figure [11.9?](#page-225-0) What portions of the code dominate the number of cycles?

This code has several recurrences. For example, one recurrence occurs because of the histogram computation. In this case, the loop is synthesized with an II of 3. What happens if you target a lower II in the pipeline directive? Can you rewrite the code to eliminate the recurrences and achieve a lower II?

11.2.5 Truncate Tree

The next part of the Huffman encoding process reorganizes nodes with a depth that is larger than that specified in MAX CODEWORD LENGTH. This is done by finding any symbols with a greater depth, and moving them to a level that is smaller than that specified target. Interestingly, this can be done entirely by manipulating the histogram of symbol depths, as long as the histogram is modified in a way that is consistent with the same modifications on the original tree.

The input histogram is contained in input length histogram, which was derived by the compute bit length() function described in the previous section. There are two identical output arrays truncated length histogram1 and truncated length histogram2. These arrays are passed to two separate functions later in the process (canonize tree and create codewords), and thus we must have two arrays to adhere to the single producer, single consumer constraint of the **dataflow** directive.

The code is shown in Figure [11.10.](#page-228-0) The copy input loop copies the data from the input array input length histogram. The move nodes loop contains the bulk of the processing to modify the histogram. Lastly, the input length histogram function copies the internal result to other output at the end of the function.

The copy in for loop is not optimized. What happens to the latency and initiation interval of the truncate tree function if we use a **pipeline** or **unroll** directive on this loop. What happens to the overall latency and initiation interval of the design (i.e., the huffman encoding function)?

The function continues in the second move nodes for loop, which performs the bulk of the computation. This **for** loop starts by iterating through the truncated length histogram array from the largest index (TREE DEPTH - the specified maximum depth for a tree). This continues down through the array until there is a non-zero element or i reaches the MAX CODEWORD LENGTH. If we do not find a non-zero element, that means the initial input Huffman tree does not have any nodes with a depth larger than the target depth. In other words, we can exit this function without performing any truncation. If there is a value larger than the target depth, then the function continues by reorganizing the tree so that all of the nodes have depth smaller than the target depth. This is done by the operations in the reorder while loop. When there are nodes to move, the move nodes for loop goes through them from those with the largest depth, and continues to smaller depths until all nodes are rearranged with a depth smaller than the target. Each iteration of this move nodes for loops works on moving nodes from one depth at a time.

```
#include "huffman.h"
#include "assert.h"
void truncate_tree(
/∗ input ∗/ ap uint<SYMBOL BITS> input length histogram[TREE DEPTH],
/∗ output ∗/ ap uint<SYMBOL BITS> output length histogram1[TREE DEPTH],
/∗ output ∗/ ap uint<SYMBOL BITS> output length histogram2[TREE DEPTH]
) {
    // Copy into temporary storage to maintain data flow propertiescopy input:
    for(int i = 0; i < TREE_DEPTH; i++) {
        output length histogram1[i] = inputlength histogram[i];
    }
    ap\_uint < SYMBOL_BITS > j = MAX\_CODEWORD_LENGTH;move_nodes:
    \mathsf{for}(\mathsf{int} \mathsf{i} = \mathsf{TREE} \mathsf{DEPTH} - 1; \mathsf{i} > \mathsf{MAX}\mathsf{CODEWORD}\mathsf{LENGTH}; \mathsf{i} \text{-} \text{-} )// Look to see if there is any nodes at lengths greater than target depth
        reorder:
        while(output_length_histogram1[i] != 0) {
             \#pragma HLS LOOP_TRIPCOUNT min=3 max=3 avg=3
            if (i == MAX\_CODEWORD\_LENGTH) {
                 // Find deepest leaf with codeword length \lt target depth
                 do {
                     #pragma HLS LOOP_TRIPCOUNT min=1 max=1 avg=1
                     j−−;
                 \} while(output_length_histogram1[j] == 0);
             }
             // Move leaf with depth i to depth j+1.
             output length histogram1[j] - = 1; // The node at level j is no longer a leaf.
             output length histogram1[j+1] + = 2; // Two new leaf nodes are attached at level j+1.
             output_length_histogram1[i-1] += 1; // The leaf node at level i+1 gets attached here.
             output length histogram1[i] - = 2; // Two leaf nodes have been lost from level i.
             // now deepest leaf with codeword length < target length
             // is at level (j+1) unless j+1 == target length
            j++;}
    }
```
}

```
// Copy the output to meet data flow requirements and check the validityunsigned int limit = 1;
copy_output:
     for(int i = 0; i < TREE_DEPTH; i++) {
            output length histogram2[i] = output length histogram1[i];
            assert(output_length_histogram1[i] >= 0);
            assert(output_length\_histogram1[i] <= limit);limit *= 2;}
```
Figure 11.10: The complete code for rearranging the Huffman tree such that the depth of any node is under the target specified by the parameter MAX CODEWORD LENGTH.

The reorder while loop moves one node in each iteration. The first if statement is used to find the leaf node with the largest depth. We will then alter this node by making it an intermediate node, and adding it and the leaf node with a depth larger than than target as children. This **if** clause has a **do/while** loop that iterates downward from the target looking for a non-zero entry in the truncated length histogram array. It works in a similar manner as the beginning of the move nodes for loop. When it has found the deepest leaf node less than the target depth, it stops. The depth of this node is stored in j.

Now we have a node with a depth i larger than the target, and a node with a depth smaller than the target stored in j. We move the node from depth i and a node from j into child nodes at depth $j + 1$. Therefore, we add two symbols to truncated length histogram $[j+1]$. We are making a new intermediate node a depth j thus, we subtract a symbol from that level. We move the other leaf node from depth i to depth i -1 . And we subtract two from truncated length histogram[i] since one of the nodes went to level j + 1 and the other when to level j – 1. These operations are performed in the four statements on the array truncated length histogram. Since we added a symbol to level j + 1, we update j, which holds the highest level under the target level, and then we repeat the procedure. This is done until there are no additional symbols with a depth larger than the target.

The function completes by creating an additional copy of the new bit lengths. This is done by storing the updated bit lengths in the array truncated length histogram1 into the array truncated length histogram2. We will pass these two arrays to the final two functions in the huffman encoding top function; we need two arrays to insure that the constraints of the **dataflow** directive are met.

11.2.6 Canonize Tree

The next step in the encoding process is to determine the number of bits for each of the symbols. We do this in the canonize tree function shown in Figure [11.11.](#page-229-0) The function takes as input an array of symbols in sorted order, the total number of symbols (num symbols), and a histogram of lengths describing the Huffman tree. The output symbol bits contains the number of encoded bits used for each symbol. Thus, if the symbol with value 0×0 A is encoded in 4 bits, then symbol bits[10] = 4.

The canonization process consists of two loops, labeled init bits and process symbols. The init bits loop executes first, initializing symbol bits. array to 0. The process symbols loop then processes the symbols in sorted order from smallest frequency to largest frequency. Naturally, the least frequent

```
#include "huffman.h"
#include "assert.h"
void canonize_tree(
/∗ input ∗/ Symbol sorted[INPUT SYMBOL SIZE],
/∗ input ∗/ ap uint<SYMBOL BITS> num symbols,
/∗ input ∗/ ap uint<SYMBOL BITS> codeword length histogram[TREE DEPTH],
/∗ output ∗/ CodewordLength symbol bits[INPUT SYMBOL SIZE] ) {
    assert(num\_symbols \leq = \text{INPUT}\_\text{SYMBOL}\_\text{SIZE});
    init_bits:
    for(int i = 0; i < INPUT_SYMBOL_SIZE; i++) {
        symbol_bits[i] = 0;
    }
    ap\_uint < SYMBOL_BITS > length = TREE\_DEPTH;ap\_uint < SYMBOL_BITS count = 0;
    // Iterate across the symbols from lowest frequency to highest
    // Assign them largest bit length to smallest
    process_symbols:
    for(int k = 0; k < num_symbols; k++) {
        if (count == 0) {
            //find the next non−zero bit length
            do {
                #pragma HLS LOOP_TRIPCOUNT min=1 avg=1 max=2
                length−−;
                // n is the number of symbols with encoded length i
                count = codeword_length\_histogram[length];}
            while (count == 0);
        }
        symbol bits[sorted[k].value] = length; //assign symbol k to have length bits
        count−−; //keep assigning i bits until we have counted off n symbols
    }
}
```
Figure 11.11: The complete code for canonizing the Huffman tree, which determins the number of bits for each symbol.

```
int k = 0;
process_symbols:
for(length = TREE\_DEPTH; length >= 0; length--) {
    count = codeword_length\_histogram[length];for(i = 0; i < count; i++) {
        #pragma HLS pipeline II=1
        symbol_bits[sorted[k++].value] = length;
    }
}
```
Figure 11.12: Alternate loop structure for the process symbols loop in Figure [11.11.](#page-229-0)

symbols are assigned the longest codes while the most frequent symbols are assigned the shortest code. Each time through the process symbols loop, we assign the length of one symbol. The length of the symbol is determined by the the inner do/while loop, which steps through the histogram of lengths. This loop finds the largest bit length that has not yet had codewords assigned and stores the number of codewords in that length in count. Each time through the outer loop, count is decremented until we run out of codewords. When count becomes zero, the inner do/while loop executes again to find a length with codewords to assign.

Note that the process symbols loop cannot be pipelined because the inner **do/while** loop cannot be unrolled. This is somewhat awkward as the inner loop will usually execute exactly once, stepping to the next length in the histogram. Only in somewhat rare cases will the inner loop need to execute more than once if we happen to get to a length which does not have any codewords assigned. In this case, there's not too much of a loss since all the operations in the loop are simple operations that are unlikely to be pipelined, with the exception of the memory operations. There are other ways to structure this loop, however, which can be pipelined. One possibility is to use an outer for loop to iterate over codeword length histogram^[] and an inner loop to count each symbol, as shown in Figure [11.12.](#page-230-0)

Implement the code in Figure [11.11](#page-229-0) and the alternate code structure in Figure [11.12.](#page-230-0) Which results in higher performance? Which coding style is more natural to you?

11.2.7 Create Codeword

The final step in the encoding process is to create the codeword for each symbol. This process simply assigns each symbol in order according to the properties of a Canonical Huffman code. The first property is that longer length codes have a higher numeric value than the same length prefix of shorter codes. The second property is that codes with the same length increase by one as the symbol value increases. In order to achieve these properties while keeping the code simple, it is useful to determine the first codeword of each length. If we know the number of codewords of each length given by codeword length histogram, then this can be found using the following recurrence:

 $first_codeword(1) = 0$ $\forall i > 1$, first_codeword $(i) =$ (first_codeword $(i - 1) +$ codeword_length_histogram $(i - 1)$) << 1 (11.3) Essentially, rather than actually assigning the codewords one after another, this recurrence allocates all the codewords first. This allows us to actually assign the codewords in order of symbol value without being concerned about also ordering them by length or frequency.

In addition to assigning codewords to symbols, we also need to format the codewords so that they can be easily used for encoding and decoding. Systems that use Huffman encoding often store codewords in bit-reversed order. This can make the decoding process easier since the bits are stored in the same order that the tree is traversed during decoding, from root node to leaf node.

The code implementing the create codewords function is shown in Figure [11.13.](#page-232-0) symbol bits[] contains the length of the codeword for each symbol and codeword length histogram[] contains the number of codewords with each length. The output encoding. The presents the encoding for each symbol. Each element consists of the actual codeword and the length of each codeword packed together. The maximum length of a codeword is given by the MAX CODEWORD LENGTH parameter. In turn, this determines the number of bits required to hold the codeword, which is given by CODEWORD LENGTH BITS. The CODEWORD LENGTH BITS least significant bits of each element in the encoding array contains the same value received from the input array symbol bits. The high order MAX_CODEWORD_LENGTH bits of each encoding element contains the actual codeword. Using 27 bits for MAX_CODEWORD_LENGTH resulting in CODEWORD_LENGTH_BITS of 5 is a particularly useful combination, since each element of encoding[] fits in a single 32-bit word.

The code consists primarily of two loops, labeled first codewords and assign codewords. The first codewords loop finds the first codeword with each length, implementing the recurrence in Equation [11.3.](#page-230-1) The assign codewords loop finally associates each symbol with a codeword. The codeword is found using the length of each codeword and indexing into the correct element of first codeword. The main complexity of this code is in the bit reversal process, which is based on the bit reverse32 function. We have talked about this function previously in the FFT chapter (see Chapter [5.3\)](#page-116-0), so we will not discuss it here again. After reversing the bits in the codeword, the next statement removes the least significant '0' bits leaving only the bit-reversed codeword. The bit-reversed codeword is then packed in the high-order bits together with the length of the symbol in the low-order bits and stored in encoding[]. Lastly, the value in first codeword[] is incremented.

In the code in Figure [11.13,](#page-232-0) the inputs actually contain some redundant information. In particular, we could compute the number of symbols for each bit length stored in codeword length histogram[] from the length of each codeword symbol bits[] using a histogram computation. Instead, in this code we've chosen to reuse the histogram originally computed in the truncate tree() function. Instead we could save the storage by recomputing the histogram. Do you think this is a good tradeoff? How many resources are required to compute the histogram in this function? How many resources are required to communicate the histogram through the pipeline?

Estimate the latency of the code in Figure [11.13](#page-232-0)

Let us now go through our running example and show how this is used to derive the initial codewords. In the example, the symbols A, D, and E have two bits for their encoding; symbol C has

```
#include "huffman.h"
#include "assert.h"
\#include \ltiostream>void create codeword(
/∗ input ∗/ CodewordLength symbol bits[INPUT SYMBOL SIZE],
/∗ input ∗/ ap uint<SYMBOL BITS> codeword length histogram[TREE DEPTH],
/∗ output ∗/ PackedCodewordAndLength encoding[INPUT SYMBOL SIZE]
) {
    Codeword first codeword[MAX CODEWORD LENGTH];
    \frac{1}{2} Computes the initial codeword value for a symbol with bit length i
    first_codeword[0] = 0;
    first_codewords:
    for(int i = 1; i < MAX_CODEWORD_LENGTH; i++) {
        #pragma HLS PIPELINE II=1
        first\_codeword[i] = (first\_codeword[i-1] + codeword\_length\_histogram[i-1]) << 1;Codeword c = first_codeword[i];
        // std::cout << c.to_string(2) << " with length " << i << "\n";
    }
    assign codewords:
    for (int i = 0; i < INPUT_SYMBOL_SIZE; ++i) {
        #pragma HLS PIPELINE II=5
        CodewordLength length = symbol_bits[i];
        //if symbol has 0 bits, it doesn't need to be encoded
        make codeword:
        if(length != 0) {
            // std::cout << first_codeword[length].to_string(2) << "\n";
            Codeword out_reversed = first_codeword[length];
            out_reversed.reverse();
            out_reversed = out_reversed >> (MAX_CODEWORD_LENGTH - length);
            // std::cout << out_reversed.to_string(2) << "\n";
            encoding[i] = (out\_reversed \ll CODEWORD\_LENGTH_BITS) + length;first\_codeword[length]++;\} else \{encoding[i] = 0;
        }
    }
}
```
Figure 11.13: The complete code for generating the canonical Huffman codewords for each of the symbols. The codewords can be computed with knowledge of number of bits that each symbol uses (stored in the input array symbol bits[]). Additionally, we have another input array codeword length histogram[] which stores at each entry the number of symbols with codewords at that bit length. The output is the code word for each symbol stored in the encoding[] array.

three bits; and symbols B and F have four bits. Thus, we have:

bit length(1) = 0 bit length(2) = 3 bit length(3) = 1 bit length(4) = 2 (11.4)

Using Equation [11.3](#page-230-1) to calculate the values of first codeword, we determine:

$$
first_codeword(1) = 0 = 0b0
$$

\n
$$
first_codeword(2) = (0+0) << 1 = 0b00
$$

\n
$$
first_codeword(3) = (0+3) << 1 = 6 = 0b110
$$

\n
$$
first_codeword(4) = (6+1) << 1 = 14 = 0b1110
$$
\n(11.5)

Once we have determined these values, then consider each symbol in order from smallest to largest. For each symbol, we determine the length of its codeword and assign the next codeword of the appropriate length. In the running example, we consider symbols A, B, C, D, E, and F in alphabetical order. The symbol A has two bits for its encoding. We perform a lookup into first codeword $[2] = 0$. Thus we assign the codeword for A to 0b00. We increment the value at first codeword [2] to 1. The symbol B has four bits. Since first codeword $[4] = 14 = 0b1110$, it gets assigned the codeword 0b1110. Symbol C has three bits. The value of first codeword $[3] = 6 = 0$ b110, thus it gets the codeword 110. Symbol D has two bits so it gets first_codeword[2] = $1 = 0b01$; remember that we incremented this value after we assigned the codeword to symbol A. Symbol E has two bits so it gets the codeword $0b01 + 1 = 0b10$. And F has four bits so it gets the codeword $0b1110 + 1 = 0b1111.$

The final codewords for all of the symbols are:

$$
A \rightarrow 00
$$

\n
$$
B \rightarrow 1110
$$

\n
$$
C \rightarrow 110
$$

\n
$$
D \rightarrow 01
$$

\n
$$
E \rightarrow 10
$$

\n
$$
F \rightarrow 1111
$$

\n(11.6)

11.2.8 Testbench

The final part of the code is the testbench. This is shown in Figure [11.14.](#page-235-0) The general structure is to read the input frequency values from a file, process them using the huffman encoding function, and compare the resulting codewords with an existing golden reference that is stored in a file.

The main() function starts by setting up the variables required to read the frequencies from a file (in this case the file is huffman.random256.txt) and puts them into in[]. This is done in the file to array function, which takes as input the filename for the input data and the length of the data (array length), and stores the entries in that file into array[] variable. This file contains the frequency of each symbol. Frequency values are stored in symbol order, thus the first value of the file represents the frequency of symbol '0', and so on.

The main() function continues by initializing in[] using the frequencies from the file. It then calls the top huffman encoding function. The function returns the encoded symbol values in encoding[]. Since the result of processing should be a prefix code, we check that the properties of a prefix code are actually satisfied. The result is then compared to the codewords stored in a golden reference, which is stored in the file **huffman.random256.gold.** We do this by writing the result to a file named

```
#include "huffman.h"
\#include \ltstdio.h>\#include \ltstdlib.h>void file_to_array(const char *filename, ap_uint<16>*&array, int array_length) {
       printf("Start_reading_file_[\%s] \n\in", filename);
       FILE *file = fopen(filename, "r");
       \mathbf{if}(\mathbf{file} == \mathsf{NULL}) {
              printf("Cannot_find_the_input_file\n");
              exit(1);}
       int file_value = 0;
       int count = 0;
       array = (ap\_uint < 16 > *) malloc(array_length*size of(ap\_uint < 16>));
       while(1) {
              int eof_check = fscanf(file, "%x", &file_value);
              if(eof_{\text{check}} == \text{EOF}) break;
              else {
                      array[count++] = (ap\_uint<16>) file_value ;
               }
       }
       fclose(file);
       if(count != array_length) exit(1);
}
int main() \{printf("Starting_canonical_Huffman_encoding_testbench\n");
       FILE *output_file;
       int return_val = 0;
       ap\_uint < 16 ∗frequencies = NULL;
       file_to_array("huffman.random256.txt", frequencies, INPUT_SYMBOL_SIZE);
       Symbol in[INPUT_SYMBOL_SIZE];
       for (int i = 0; i < INPUT SYMBOL SIZE; i++) {
              in[i]. frequency = frequencies[i];in[i].value = i;}
```
int num_nonzero_symbols;

```
PackedCodewordAndLength encoding[INPUT_SYMBOL_SIZE];
huffman_encoding(in, encoding, &num_nonzero_symbols);
output file = fopen("huffman.random256.out", "w");
for(int i = 0; i < INPUT_SYMBOL_SIZE; i++)
      fprintf(output_file, "%d, \sqrt{2}x\n,", i, (unsigned int) encoding[i]);
fclose(output_file);
printf ("\n***************Comparing_against_output_data***************\\n\n");
if (system("diff-huffman.random256.out-huffman.random256.golden")) {
      fprintf(stdout, "∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗\n");
      fprintf(stdout, "FAIL:_Output_DOES_NOT_match_the_golden_output\n");
      fprintf(stdout, "∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗\n");
      return_val = 1;
\} else \{fprintf(stdout, "∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗\n");
      fprint(fstdout, " \neg PASS: \neg The \neg output \neg matches \neg the \neg golden \neg output \neg \neg;
      fprintf(stdout, "∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗\n");
      return_val = 0;
}
printf("Ending_canonical_Huffman_encoding_testbench\n");
return return_val;
```
Figure 11.14: The complete code for the canonical Huffman encoding testbench. The code initializes the in array with data from an input file. It passes that into the top huffman encoding function. Then it stores the resulting codewords into a file, and compares that with another golden reference file. It prints out the results of the comparison, and returns the appropriate value.

}

random256.out and performing a file comparison using the diff tool. The diff tool returns '0' if the files are identical and non-zero if the files are different. Thus, the if condition occurs when the files are different, and the else condition is executed when the files are the same. In both cases, we print out a message and set the return val to the appropriate value. This return value is used by the Vivado® HLS tool during cosimulation to check the correctness of results. The return value should be '0' if it passes, and non-zero if it does not pass.

11.3 Conclusion

Huffman Coding is a common type of data compression used in many applications. While encoding and decoding using a Huffman code are relatively simple operations, generating the Huffman code itself can be a computationally challenging problem. In many systems it is advantageous to have relatively small blocks of data, implying that new Huffman codes must be created often, making it worthwhile to accelerate.

Compared to other algorithms we've studied in this book, creating a Huffman code contains a number of steps with radically different code structures. Some are relatively easy to parallelize, while others are more challenging. Some portions of the algorithm naturally have higher $\mathcal{O}(n)$ complexity, meaning that they must be more heavily parallelized to achieve a balanced pipeline. However, using the **dataflow** directive in Vivado[®] HLS, these different code structures can be linked together relatively easily

Chapter 12

Binary Neural Networks (BNNs)

12.1 Overview

Binary (or Binarized) Neural Networks have emerged as compact, yet powerful, neural network architectures for embedded deep learning. At their core, BNNs operate with binary weights and activations rather than full precision values as in typical deep neural networks. This fundamental shift not only simplifies computations but also introduces a range of advantages that address challenges in modern AI systems.

The goal of this chapter is to introduce Binary Neural Networks and provide an understanding as to how these types of networks function. It will begin by motivating the development of BNNs with a discussion of the benefits these networks provide in regards to efficiency and memory consumption. Next, the basic operations and concepts behind BNNs success will be explained to give readers an idea of how binary values are created and used within the network. Following this, the chapter will move onto the two main stages involved in model inference and training, forward and backward propagation, and discuss how BNNs address the challenges that arise as a result of using only binary values.

Figure 12.1: High-level depiction of BNN [\[41\]](#page-253-0)

12.2 Motivation

The development of BNNs has largely been driven by the need for more efficient architectures, particularly in resource-constrained environments. Because traditional deep neural networks use floating-point precision, the significant computational resources (i.e. many GPUs) and memory capacities required for training and storing the model are often on a scale that is infeasible for small devices. BNNs, however, are able to drastically reduce the computational complexity and memory footprint by employing binary values and bitwise operations, making them particularly well-suited for deployment in edge devices, IoT applications, and other scenarios where resources are limited.

The operational mechanisms of BNNs involve specialized binary operations including XNOR and population count (pop count) which facilitate efficient forward and backward propagation, the details of which will be discussed in the sections that follow. By swapping normal matrix multiplication with these bitwise operations, BNNs act as a binary circuit and consequently, are particularly hardware-friendly and ideal for deployment in FPGAs and other hardware devices.

Compare, for instance, a 32 bit floating point value which is used in most deep neural networks to a single bit used in BNNs. The single bit representation uses 1/32 of the space required by the 32 bit representation making it 32 times more memory efficient. Further, bitwise operations can typically be executed in a single clock cycle in hardware as opposed to the tens of cycles often required for computation with floating point numbers, offering significant speedup. Such improved efficiency translates to accelerated inference times and enables BNNs to be used for applications requiring real-time decision-making.

12.3 Binary Values

The binary values in BNNs can be either one of the following combinations:

- 0 and 1
- -1 and 1

However, -1 and 1 is much more common in practice.

Can you guess why this may be the case? Think about how logical operation, specifically XNOR, could relate to multiplication. The answer will become clear in the sections that follow.

12.4 Binary Operations

12.4.1 XNOR

The XNOR (exclusive NOR) gate is a digital logic gate that acts as an XOR (exclusive or) operation followed by an inverter. As seen in the table below its output is "true" if the inputs are the same and "false" otherwise. In the context of BNNs, the XNOR operation is applied element-wise between binary inputs and binary weights. The resulting binary output indicates whether the input and weight have the same or different sign.

Figure 12.2: XNOR logic gate and truth table.

It was mentioned previously that using -1 and 1 as the binary values in a BNN was preferred over 0 and 1. The reason for this lies in the XNOR operation. Consider two binary inputs $A \in \{0, 1\}$ and $B \in \{0, 1\}$ and perform the XNOR operation on these values. Then, map 0 to -1 and 1 to +1 so that $A \in \{-1, +1\}$ and $B \in \{-1, +1\}$ and perform multiplication on these values.

Notice that the output for these two operations is the same. Thus, when using binary values of -1 and +1 the XNOR operation is simply multiplication, demonstrating how we can replace costly arithmetic operations with bitwise operations in BNNs.

12.4.2 Population Count

The population count (popcount) operation counts the number of bits set to 1 in a binary vector. In BNNs, pop count operations help determine binary activations during the forward pass by quantifying the number of positive weights in a given layer.

12.4.3 XNOR and Popcount for Matrix Multiplication

In combination, XNOR and popcount operations can replace normal MAC (multiply-accumulate) operations in BNNs. Below is the general formula for multiplying two binary vectors A and B using XNOR and popcount.

$$
A \cdot B = sum - (N - sum) = 2 * sum - N \tag{12.1}
$$

where,

$$
sum = popcount(\overline{A \oplus B})
$$
\n(12.2)

Here, sum is the number of $+1$'s in the dot product result, N is the total number of bits of the XNOR result, and $N - sum$ is the number of -1's in the dot product result.

Example

Let's take a look at an example to convince you of the equivalence of matrix multiplication and the XNOR popcount operations.

Consider two input vectors $[10, -10, -5, 9, -8, 2, 3, 1, -11]$ and $[12, -18, -13, -13, -14, -15, 11, 12, 13]$. We first binarize these using the sign function (defined in the next section) to convert our values to -1 or +1 and obtain $[1, -1, -1, 1, -1, 1, 1, 1, -1]$ and $[1, -1, -1, -1, -1, -1, 1, 1, 1]$. Then we perform both matrix multiplication (dot product) and XNOR with popcount and compare the results. Note that in order to use XNOR the values were first quantized to 0s and 1's. As depicted in the graphic on the next page, it is clear that both operations result in the same final output value of 3.

Figure 12.3: Example of normal MAC vs XNOR and popcount operations.

12.5 Binarization of the Network

In order to achieve the benefits of using binary values in-place of floating point values discussed above, we need a way to "binarize" our network. There are two binarization functions that can be used to convert the neural network's floating point values into binary values of -1 or 1.

The first is the deterministic signum or sign function which, as the name suggests, maps realvalues to -1 or 1 based on their sign. The sign function is defined as:

$$
x^{b} = Sign(x) = \begin{cases} +1 & \text{if } x \ge 0\\ -1 & \text{otherwise} \end{cases}
$$
 (12.3)

where x^b is the binarized weight or activation and x is the original floating point value.

The second binarization function is stochastic and is defined as:

$$
x^{b} = Sign(x) = \begin{cases} +1 & \text{with probability } p = \sigma(x) \\ -1 & \text{with probability } 1 - p \end{cases}
$$
 (12.4)

where σ is:

$$
\sigma(x) = \max(0, \min(1, \frac{x+1}{2})
$$
\n(12.5)

Although the stochastic binarization can be esspecially effective in dealing with variability in data as compared to the deterministic case, it is harder to implement as it requires the hardware to generate random bits when quantizing. As a result, the deterministic sign function is more often used in practice and is what should used in your BNN project.

What classification tasks would perform better with stochastic binarization? Could we achieve the same performance with deterministic binarization if we add more layers?

12.6 Forward Propagation

Recall that in deep learning, forward propagation refers to model inference. That is, given an input, use the model's learned parameters to predict the output. For BNNs, the forward pass is similar to that of any typical deep neural networks architecture with the exception that all weights and activations are binarized to either -1 or $+1$.

12.6.1 General BNN Forward Propagation Psuedo Code

The pseudo code for forward propagation of a BNN is shown below. Note that the superscript b on a variable indicates that that variable is binarized.

For layers 1 through L, the weights are first binarized (and quantized) using the sign function. This step is only necessary during training, however, since once the model is fully trained only the binary weights will be stored. Then, our binary activations from the previous layer and binary weights are multiplied using the XNOR and popcount operations resulting in a non-binary sum. Following this, batch normalization is applied, if necessary, with parameters θ_k . If it is not the last layer of the network, then activations are once again binarized and the process is repeated.

for
$$
k = 1
$$
 to L **do**
\n $W_k^b \leftarrow \text{Binarize}(W_k)$
\n $s_k \leftarrow a_{k-1}^b W_k^b$
\n $a_k \leftarrow \text{BatchNorm}(s_k, \theta_k)$
\n**if** $k < L$ **then**
\n $a_k^b \leftarrow \text{Binarize}(a_k)$
\n**end if**
\n**end for**

Figure 12.4: Pseudo code for BNN forward propagation

12.6.2 BNN Forward Propagation Implementation using XNOR and Popcount

Below you will find a sample python implementation of the forward pass function provided as part of the BNN class project. This network takes a 28x28 MNIST image as input and classifies the digit depicted in the images from 0-9. Since the model was already trained, stored weights ("fc1w qntz", "fc2w qntz", "fc3w qntz") are binary. There are only three layers to this BNN, with each implementing the process described in the pseudo code above: (1) Inputs to each layer (i.e. activations from the previous layer) are binarized and quantized.(2) These inputs are then multiplied with the binary weights using $XNOR$ + popcount. (3) The output is fed to the next layer or used to make the final prediction. For the project, you will be tasked will implementing the feed forward quantized function in HLS.

```
def feed_forward_quantized(self, input):
#param input: MNIST sample input
# layer 1
X0_input =self.quantize(self.sign(self.adj(input)))
layer1_output =self.matmul_xnor(X0_input, self.fc1w_qntz.T)
layer1_activations =(layer1_output *2 -784)
# layer 2
layer2 input =self.sign(layer1 activations)
layer2 quantized =self.quantize(layer2 input)
layer2_output =self.matmul_xnor(layer2_quantized, self.fc2w_qntz.T)
layer2_activations = (layer2_output *2 -128)
# layer 3
layer3 input =self.sign(layer2 activations)
layer3 quantized =self.quantize(layer3 input)
layer3_output =self.matmul_xnor(layer3_quantized, self.fc3w_qntz.T)
final_output =(layer3_output *2 -64)
A =np.array([final output], np.int32)
return A
```
12.6.3 BNN Forward Propagation Implementation Using MAC

For comparison, we have included a BNN forward propagation implementation using multiply and accumulate (MAC) rather than the XNOR and popcount introduced above. We hope it is now clear that this implementation is significantly more costly to implement in hardware.

```
def feed forward(self, input):
"""This BNN using normal MAC.
"''"# layer 1
X0-q =self.sign(self.adj(input))
X1 = np.matmul(X0_q, self.fclw_q, T)# layer 2
X1_q =self.sign(X1)
X2 = np.matmul(X1_q, self.fc2w_q.T)# layer 3
```

```
X2_q =self.sign(X2)
X3 =np.matmul(X2_q, self.fc3w_q.T)
```
return X3

12.6.4 BNN Forward Propagation Implementation in C_{++} , Quantized

Below we have included the feed forward quantized function in C_{++} , for use in HLS. Firstly, we establish our helper functions. These include a function for executing the XNOR operation, another for the sign operation, a function for the quantize operation, and one for conducting matrix multiplication utilizing the XNOR operation. The primary feed-forward function is denoted as feed forward quantize(), designed for a two-layer Binary Neural Network (BNN). It is important to observe that flattened weight matrices are employed, and the dimensions of the original square matrices are supplied as parameters.

```
\#include \ltiostream>\#include \ltcmath>int XNOR(int a, int b) {
    return (a == b) ? 1 : 0;
}
void matmul_xnor(int* A, int* B, int* res, int rowsA, int rowsB, int colsB) {
    for (int x = 0; x < colsB; ++x) {
        int cnt = 0;
        for (int y = 0; y < rowsA; ++y) {
             cnt += XNOR(A[y], B[y * <math>\text{colsB} + x]</math>);}
         res[x] = cnt;}
}
int quantize(int x) {
    return (x == 1) ? 0 : 1;
}
int sign(int x) {
    return (x > 0) ? 1 : -1;
}
void feed forward quantized(int∗ X, int∗ w1, int∗ w2,
int X_size,
int rowsW1, int colsW1,
int rowsW2, int colsW2,
int∗ layer1 activations, int∗ layer2 activations) {
    // ∗∗∗∗∗∗∗∗∗∗ Layer 1 ∗∗∗∗∗∗∗∗∗∗
```

```
// Quantize inputs
int X0_input[X_size];
for (int i = 0; i < X size; ++i) {
    X0_input[i] = quantize(sign(X[i]));
}
```

```
// Perform matrix multiplication with W1 using XNOR
    matmul_xnor(X0_input, w1, layer1_activations, X_size, rowsW1, colsW1);
    for (int i = 0; i < colsW1; ++i) {
        layer1<sub>-</sub>activations[i] = (layer1_activations[i] * 2 - X_size);
    }
    // ∗∗∗∗∗∗∗∗∗∗ Layer 2 ∗∗∗∗∗∗∗∗∗∗
    // Quantize layer 1 activations
    int layer2_quantized[colsW1];
    for (int i = 0; i < colsW1; ++i) {
        layer2-quantized[i] = quantize(sign(layer1-activations[i]));
    }
    // Perform matrix multiplication with W2 using XNOR
    matmul_xnor(layer2_quantized, w2, layer2_activations, colsW1, rowsW2, colsW2);
    for (int i = 0; i < colsW2; ++i) {
        layer2_activations[i] = (layer2_activations[i] * 2 - colsW1);
    }
    // final output is layer2 activations
int main() \{// Example usage:
    int input[] = \{1, 1
    };
    int
    W1[] = {
        1, 1, 1, 1
    };
    int
    W2[] = \{1, 0, 1, 1, 1, 0
    };
    int
    X_size = 2;int rowsW1 = 2;
    int colsW1 = 2;
    int rowsW2 = 2;
    int colsW2 = 3;
    int layer1_activations[colsW1];
    int layer2 activations[colsW2];
    feed forward quantized(input, W1, W2, X size, rowsW1, colsW1, rowsW2, colsW2,
    layer1_activations, layer2_activations);
    return 0;
```
}

}

12.7 Back Propagation

Backpropagation (short for "backwards propagation of errors") is a fundamental algorithm used to train supervised learning algorithms - BNNs being one of them. At the end of the forward pass (forward propagation), the network computes the loss (error) by comparing its outputs to the ground truth values using a loss function such as mean squared error for regression tasks or cross-entropy for classification tasks. The algorithm then calculates the gradient of the loss function with respect to each weight in the network by applying the chain rule.

Can you think of any issue with taking the gradient here? Remember in forward propagation, we used $Sign(x)$ to binarize weights. What does the derivative look like for this function?

12.7.1 Gradient Decent Update Rule

Backpropagation gets its name from the fact that this chain rule process starts at the output layer and works backward through the network. The weights are then updated to minimize the loss (error) function, shown below with W the weight to update, J the loss function, and α the learning rate. This update process is called gradient decent.

$$
W_{new} = W_{old} - \alpha \underbrace{\frac{dJ}{dW}}_{gradient}
$$

Figure 12.5: Gradient decent update rule.

This process of forward and backward propagation is repeated for many iterations, updating the weights of the network each time to minimize the loss function. Below is a graphical depiction of BNN training.

Figure 12.6: Overview of BNN training, with an emphasis on forward and backward propagation.

Remember that weights are binarized in forward propagation. Below is a graph of the $Sign(x)$ function used for deterministic binarization. Note that the derivative of the Sign function is zero almost everywhere, which makes it seem incompatible with the backward propagation method described above, where all gradients would equal zero. So how do BNNs get around this issue?

Figure 12.7: Plot of $Sign(x)$ for deterministic binarization. Note that the derivative of $Sign(x)$ with respect to x is zero for nearly all x.

12.7.2 Straight-Through Estimator

Rather than use the analytical gradient of the loss with respect to the weights, we will calculate an estimate. In the context of backpropagation in BNNs, we will call this a straight through estimator (STE). In STEs, you set the incoming gradients to a threshold function equal to its outgoing gradients, disregarding the gradient of the threshold function itself. The figure below shows one layer of a BNN with $Sign(x)$ as the activation function. Note that the top row is depicting a forward pass where Z are the incoming weights and Y are the outgoing weights $(Y = Sign(Z))$. The bottom row is depicting a backward pass on weights with respect to a loss function, L. On the backward pass, let $g_Y = \frac{\partial L}{\partial Y}$ be the incoming derivative and let $g_Z = \frac{\partial L}{\partial Z}$ be the analytical derivative (which would be 0 based on the analysis above). The STE computes g_Z to be $g_Y \times \mathbb{1}_{|Z| \leq 1}$ where \times is element-wise multiplication with the indicator function. This is a difficult concept to grasp, but informally, this STE allows the binarization function to act as the identity function in the region around the current point (equivalent to using hard tanh function).

Figure 12.8: Zoomed-in look at one layer of BNN during training, showing use of STE during backpropagation.

Figure 12.9: STE estimation of Sign function, as hard tanh function.

```
Compute g_{a_L} = \frac{\partial C}{\partial a_L} knowing a_L and a^*for k = L to 1 do
      if k < L then
     g_{a_k} \leftarrow g_{a_k^b} \circ 1_{|a_k| \leq 1}<br>
end if
     (g_{s_k}, g_{\theta_k}) \leftarrow \text{BackBatchNorm}(g_{a_k}, s_k, \theta_k)g_{a_{k-1}^b} \leftarrow g_{s_k} W_k^bg_{W_k^b}^{\omega_{k-1}} \leftarrow g_{s_k}^\top a_{k-1}^b<br>
end for
for k = 1 to L do
    W_k^{t+1} \leftarrow \text{Update}(\theta_k, \eta, g_{\theta_k}) \\ W_k^{t+1} \leftarrow \text{Clip}(\text{Update}(W_k, \gamma_k \eta, g_{W_k^b}), -1, 1)\eta^{t+1} \leftarrow \lambda \etaend for
```
Figure 12.10: Pseudo code for BNN backward propagation

12.7.3 Backpropagation Pseudo Code

The pseudo code for backward propagation of a BNN is shown below. We have also defined some important terms. In short, for each layer (except the last), we apply straight through estimation. We then perform a backwards pass for BatchNorm and calculate the estimated gradients of the weights with respect to the loss, and apply activation (the transpose step). In the second for loop, the weights are updated via gradient decent, and the gradients are passed left through the network.

- C loss function
- L number of layers
- g gradient (partial derivative)
- s_k activations before BatchNorm
- a_k activations after BatchNorm
- W weight matrix
- superscript 'b' refers to a 'binarized' form of the variable
- \bullet θ BatchNorm parameters
- η learning rate

12.8 Inference in BNNs

This section serves as a review of how a BNN performs inference. At this stage, the BNN has been trained using multiple iterations of forward and backward propagation. Referencing (the first figure), an input to a BNN is a list (x vector). Let's say our goal is to predict the y. The network, having taken in a vector x, will perform the following operations to predict y (referred to as inference in neural networks). During the forward pass, the input data is processed through the network's layers, using the trained binary weights and activations. In BNNs, the standard dot product in the neurons is replaced by XNOR and popcount operations. These operations are much more efficient than floating-point multiplications and additions. At each layer, after the XNOR and bitcount operations, an activation function is applied (Sign). BNNs often use batch normalization to stabilize and speed up training. During inference, the learned parameters from batch normalization are used to normalize the activations. If the network includes pooling layers, convolutional layers, or other types of layers, these operate in a similar manner to their counterparts in traditional neural networks, but they are adapted to work with binary values. Finally, at the output layer, we receive our value for y (regression) or pass the final vector through typically a soft max (classification).

12.8.1 Restatement of Advantage of BNNs, Limitations

The key advantage of BNNs is that they require significantly less computational power and memory than traditional neural networks, making them well-suited for resource-constrained environments like mobile devices or embedded systems. However, the trade-off is that the binarization of weights and activations can lead to a loss in model accuracy, especially for complex tasks. In simple tasks such as number recognition, the BNN performs well, although requiring more layers than a fullprecision NN. For complex tasks such as high-resolution image classificaiton and natural language processing, the lower expressiveness of the BNN may struggle to recognize complex patterns.

Bibliography

- [1] Ee545 (week 10) "binary neural networks" (part i). [https://www.youtube.com/watch?v=](https://www.youtube.com/watch?v=5K6ko3H_ePg&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=23&t=338s) [5K6ko3H_ePg&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=23&t=338s](https://www.youtube.com/watch?v=5K6ko3H_ePg&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=23&t=338s), . YouTube video, 2020.
- [2] Ee545 (week 10) "binary neural networks" (part ii). [https://www.youtube.com/watch?](https://www.youtube.com/watch?v=LcECmeFqbrI&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=24) [v=LcECmeFqbrI&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=24](https://www.youtube.com/watch?v=LcECmeFqbrI&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=24), . YouTube video, 2020.
- [3] Ee545 (week 10) "binary neural networks" (part iii). [https://www.youtube.com/watch?v=RC_](https://www.youtube.com/watch?v=RC_8bPv0uhM&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=25) [8bPv0uhM&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=25](https://www.youtube.com/watch?v=RC_8bPv0uhM&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=25), . YouTube video, 2020.
- [4] Ee545 (week 10) "binary neural networks" (part iv). [https://www.youtube.com/watch?](https://www.youtube.com/watch?v=P6sD8lI61Uk&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=26) [v=P6sD8lI61Uk&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=26](https://www.youtube.com/watch?v=P6sD8lI61Uk&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=26), . YouTube video, 2020.
- [5] Ee545 (week 10) "binary neural networks" (part v). [https://www.youtube.com/watch?](https://www.youtube.com/watch?v=rHa0-mG5SuM&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=27) [v=rHa0-mG5SuM&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=27](https://www.youtube.com/watch?v=rHa0-mG5SuM&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=27), . YouTube video, 2020.
- [6] Ee545 (week 10) "binary neural networks" (part vi). [https://www.youtube.com/watch?](https://www.youtube.com/watch?v=z8CclU5wKuY&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=28) [v=z8CclU5wKuY&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=28](https://www.youtube.com/watch?v=z8CclU5wKuY&list=PLC89UNusI0eSBZhwHlGauwNqVQWTquWqp&index=28), . YouTube video, 2020.
- [7] Ameer M.S. Abdelhadi and Guy G.F. Lemieux. Modular multi-ported SRAM-based memories. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA), pages 35–44. ACM, 2014. ISBN 978-1-4503-2671-1. doi: 10.1145/2554688.2554773. URL <http://doi.acm.org/10.1145/2554688.2554773>.
- [8] SystemC. Accellera, 2.3.2 edition, October 2017. URL [http://www.accellera.org/](http://www.accellera.org/downloads/standards/systemc) [downloads/standards/systemc](http://www.accellera.org/downloads/standards/systemc).
- [9] Hassan M. Ahmed, Jean-Marc Delosme, and Martin Morf. Highly concurrent computing structures for matrix arithmetic and signal processing. IEEE Computer, 15(1):65–82, 1982.
- [10] Raymond J. Andraka. Building a high performance bit-serial processor in an FPGA. In Proceedings of Design SuperCon, volume 96, pages 1–5, 1996.
- [11] Oriol Arcas-Abella et al. An empirical evaluation of high-level synthesis languages and tools for database acceleration. In Proceedings of the International Field Programmable Logic and Applications Conference (FPL), pages 1–8. IEEE, 2014.
- [12] AMBA AXI and ACE Protocol Specification. ARM Limited, v1.0 edition, 2013. URL [http://](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0022e/index.html) infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0022e/index.html. ARM IHI 0022E.
- [13] Bryce E. Bayer. Color imaging array, July 1976. US 3971065.
- [14] Samuel Bayliss and George A. Constantinides. Optimizing SDRAM bandwidth for custom FPGA loop accelerators. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA), pages 195–204. ACM, February 2012.
- [15] Marcus Bednara et al. Tradeoff analysis and architecture design of a hybrid hardware/software sorter. In Proceedings of the International Conference on Application-specific Systems, Architectures and Processors (ASAP), pages 299–308. IEEE, 2000.
- [16] Vaughn Betz and Jonathan Rose. VPR: A new packing, placement and routing tool for FPGA research. In Proceedings of the International Field Programmable Logic and Applications Conference (FPL), pages 213–222. Springer, 1997.
- [17] Guy E. Blelloch. Prefix sums and their applications. Technical Report CMU-CS-90-190, School of Computer Science, Carnegie Mellon University, November 1990.
- [18] Stephen Brown and Jonathan Rose. FPGA and CPLD architectures: A tutorial. IEEE Design and Test of Computers, 13(2):42–57, 1996.
- [19] Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason H Anderson, Stephen Brown, and Tomasz Czajkowski. LegUp: high-level synthesis for FPGAbased processor/accelerator systems. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA), pages 33–36. ACM, 2011.
- [20] Jianwen Chen, Jason Cong, Ming Yan, and Yi Zou. FPGA-accelerated 3D reconstruction using compressive sensing. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA), pages 163–166. ACM, 2012.
- [21] Jason Cong, Bin Liu, Stephen Neuendorffer, Juanjo Noguera, Kees Vissers, and Zhiru Zhang. High-level synthesis for fpgas: From prototyping to deployment. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (TCAD), 30(4):473–491, 2011.
- [22] James W. Cooley and John W. Tukey. An algorithm for the machine calculation of complex fourier series. Mathematics of Computation, 19(90):297–301, 1965. ISSN 00255718. URL <http://www.jstor.org/stable/2003354>.
- [23] Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest, and Clifford Stein. Introduction to Algorithms, Third Edition. MIT Press, 3rd edition, 2009. ISBN 0262033844, 9780262033848.
- [24] Matthieu Courbariaux, Itay Hubara, Daniel Soudry, Ran El-Yaniv, and Yoshua Bengio. Binarized neural networks: Training deep neural networks with weights and activations constrained to $+1$ or -1 . arXiv preprint arXiv:1602.02830, 2016.
- [25] Philippe Coussy and Adam Morawiec. High-level synthesis, volume 1. Springer, 2010.
- [26] Steve Dai, Ritchie Zhao, Gai Liu, Shreesha Srinath, Udit Gupta, Christopher Batten, and Zhiru Zhang. Dynamic hazard resolution for pipelining irregular loops in high-level synthesis. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA),
pages 189–194, 2017. ISBN 978-1-4503-4354-1. doi: 10.1145/3020078.3021754. URL [http:](http://doi.acm.org/10.1145/3020078.3021754) [//doi.acm.org/10.1145/3020078.3021754](http://doi.acm.org/10.1145/3020078.3021754).

- [27] Jeffrey Dean and Sanjay Ghemawat. MapReduce: Simplified data processing on large clusters. Communications of the ACM, 51(1):107–113, January 2008. ISSN 0001-0782. doi: 10.1145/ 1327452.1327492. URL <http://doi.acm.org/10.1145/1327452.1327492>.
- [28] Alvin M. Despain. Fourier transform computers using CORDIC iterations. IEEE Transactions on Computers, 100(10):993–1001, 1974.
- [29] J. Detrey and F. de Dinechin. Floating-point trigonometric functions for FPGAs. In Proceedings of the International Field Programmable Logic and Applications Conference (FPL), pages 29–34, August 2007. doi: 10.1109/FPL.2007.4380621.
- [30] L Peter Deutsch. DEFLATE compressed data format specification version 1.3. 1996.
- [31] Jean Duprat and Jean-Michel Muller. The CORDIC algorithm: new results for fast VLSI implementation. IEEE Transactions on Computers, 42(2):168–178, 1993.
- [32] Brian P. Flannery, William H. Press, Saul A. Teukolsky, and William Vetterling. Numerical recipes in C. Press Syndicate of the University of Cambridge, New York, 1992.
- [33] Daniel D. Gajski, Nikil D. Dutt, Allen C.H. Wu, and Steve Y.L. Lin. High-Level Synthesis: Introduction to Chip and System Design. Springer Science & Business Media, 2012.
- [34] W Morven Gentleman and Gordon Sande. Fast fourier transforms: for fun and profit. In Proceedings of the November 7-10, 1966, fall joint computer conference, pages 563–578. ACM, 1966.
- [35] Nivia George, HyoukJoong Lee, David Novo, Tiark Rompf, Kevin J. Brown, Arvind K. Sujeeth, Martin Odersky, Kunle Olukotun, and Paolo Ienne. Hardware system synthesis from domain-specific languages. In Proceedings of the International Field Programmable Logic and Applications Conference (FPL), pages 1–8. IEEE, 2014.
- [36] Sumit Gupta, Rajesh Gupta, Nikil Dutt, and Alexandru Nicolau. SPARK: A Parallelizing Approach to the High-level Synthesis of Digital Circuits. Kluwer, 2004. ISBN 1-4020-7837-4.
- [37] Scott Hauck and Andre DeHon. Reconfigurable computing: the theory and practice of FPGAbased computation, volume 1. Morgan Kaufmann, 2010.
- [38] James Hegarty, Ross Daly, Zachary DeVito, Jonathan Ragan-Kelley, Mark Horowitz, and Pat Hanrahan. Rigel: Flexible multi-rate image processing hardware. ACM Trans. Graph., 35(4):85:1–85:11, July 2016. ISSN 0730-0301. doi: 10.1145/2897824.2925892. URL [http:](http://doi.acm.org/10.1145/2897824.2925892) [//doi.acm.org/10.1145/2897824.2925892](http://doi.acm.org/10.1145/2897824.2925892).
- [39] M. Heideman, D. Johnson, and C. Burrus. Gauss and the history of the fast fourier transform. ASSP Magazine, IEEE, 1(4):14–21, October 1984. ISSN 0740-7467. doi: 10.1109/MASSP. 1984.1162257.
- [40] David A. Huffman. A method for the construction of minimum-redundancy codes. Proceedings of the IRE, 40(9):1098–1101, 1952.
- [41] Mohit Jain. Paper explanation: Binarized neural networks: Training neural networks with weights and activations constrained to positive and negative 1. [https://mohitjain.me/2018/](https://mohitjain.me/2018/07/14/bnn/) [07/14/bnn/](https://mohitjain.me/2018/07/14/bnn/). Blog post by Mohit Jain, August 16, 2018.
- [42] Ryan Kastner, Anup Hosangadi, and Farzan Fallah. Arithmetic optimization techniques for hardware and software design. Cambridge University Press, 2010.
- [43] David Knapp. Behavioral Synthesis: Digital System Design using the Synopsys Behavioral Compiler. Prentice-Hall, 1996. ISBN 0-13-569252-0.
- [44] Donald Ervin Knuth. The art of computer programming: sorting and searching, volume 3. Pearson Education, 1998.
- [45] Charles Eric Laforest, Zimo Li, Tristan O'rourke, Ming G. Liu, and J. Gregory Steffan. Composing multi-ported memories on FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 7(3):16:1–16:23, September 2014. ISSN 1936-7406. doi: 10.1145/2629629. URL <http://doi.acm.org/10.1145/2629629>.
- [46] Glen G. Langdon Jr, Joan L. Mitchell, William B. Pennebaker, and Jorma J. Rissanen. Arithmetic coding encoder and decoder system, February 27 1990. US Patent 4,905,297.
- [47] Dajung Lee, Janarbek Matai, Brad Weals, and Ryan Kastner. High throughput channel tracking for JTRS wireless channel emulation. In Proceedings of the International Field Programmable Logic and Applications Conference (FPL). IEEE, 2014.
- [48] Edward A. Lee and David G. Messerschmitt. Pipeline interleaved programmable DSPs: Architecture. IEEE Transactions on Acoustics, Speech, and Signal Processing (TASSP), 35(9): 1320–1333, September 1987.
- [49] Edward A. Lee and Pravin Varaiya. Structure and Interpretation of Signals and Systems, Second Edition. 2011. ISBN 0578077191. URL <LeeVaraiya.org>.
- [50] Edward Ashford Lee. Plato and the Nerd: The Creative Partnership of Humans and Technology. MIT Press, 2017. ISBN 978-0262036481.
- [51] C. Leiserson, F. Rose, and J. Saxe. Optimizing synchronous circuitry by retiming. In Third Caltech Conference On VLSI, 1993.
- [52] G. Liu, M. Tan, S. Dai, R. Zhao, and Z. Zhang. Architecture and synthesis for area-efficient pipelining of irregular loop nests. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (TCAD), 36(11):1817–1830, November 2017. ISSN 0278-0070. doi: 10.1109/TCAD.2017.2664067.
- [53] Rui Marcelino et al. Sorting units for FPGA-based embedded systems. In Distributed Embedded Systems: Design, Middleware and Resources, pages 11–22. Springer, 2008.
- [54] Janarbek Matai, Pingfan Meng, Lingjuan Wu, Brad T Weals, and Ryan Kastner. Designing a hardware in the loop wireless digital channel emulator for software defined radio. In *Proceedings* of the International Conference on Field-Programmable Technology (FPT). IEEE, 2012.
- [55] Janarbek Matai, Joo-Young Kim, and Ryan Kastner. Energy efficient canonical huffman encoding. In Proceedings of the International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE, 2014.
- [56] Janarbek Matai, Dustin Richmond, Dajung Lee, and Ryan Kastner. Enabling FPGAs for the masses. arXiv preprint arXiv:1408.5870, 2014.
- [57] Janarbek Matai, Dustin Richmond, Dajung Lee, Zac Blair, Qiongzhi Wu, Amin Abazari, and Ryan Kastner. Resolve: Generation of high-performance sorting architectures from high-level synthesis. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA), pages 195–204. ACM, 2016. ISBN 978-1-4503-3856-1. doi: 10.1145/2847263.2847268. URL <http://doi.acm.org/10.1145/2847263.2847268>.
- [58] Carver Mead and Lynn Conway. Introduction to VLSI systems, volume 1080. Addison-Wesley Reading, MA, 1980.
- [59] Giovanni De Micheli. Synthesis and optimization of digital circuits. McGraw-Hill Higher Education, 1994.
- [60] Shahnam Mirzaei, Anup Hosangadi, and Ryan Kastner. FPGA implementation of high speed fir filters using add and shift method. In Computer Design, 2006. ICCD 2006. International Conference on, pages 308–313. IEEE, 2007.
- [61] MISRA. Guidelines for the Use of the C Language in Critical Systems. March 2013. ISBN 978-1-906400-10-1. URL <https://www.misra.org.uk>.
- [62] Rene Mueller et al. Sorting networks on FPGAs. The VLDB Journal—The International Journal on Very Large Data Bases, 21(1):1–23, 2012.
- [63] Jorge Ortiz et al. A streaming high-throughput linear sorter system with contention buffering. International Journal of Reconfigurable Computing, 2011.
- [64] Marios C. Papaefthymiou. Understanding retiming through maximum average-weight cycles. In SPAA '91: Proceedings of the third annual ACM symposium on Parallel algorithms and architectures, pages 338–348, 1991.
- [65] William B. Pennebaker. JPEG: Still image data compression standard. Springer, 1992.
- [66] Robert Sedgewick. Algorithms in C. Addison-Wesley, 2001. ISBN 978-0201756081.
- [67] Bhaskar Sherigar and Valmiki K. Ramanujan. Huffman decoder used for decoding both advanced audio coding (AAC) and MP3 audio, June 29 2004. US Patent App. 10/880,695.
- [68] F. Winterstein, S. Bayliss, and G. A. Constantinides. High-level synthesis of dynamic data structures: A case study using Vivado HLS. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA), pages 362–365, December 2013. doi: 10.1109/ FPT.2013.6718388.
- [69] Ian H. Witten, Radford M. Neal, and John G. Cleary. Arithmetic coding for data compression. Communications of the ACM, 30(6):520–540, 1987.
- [70] UltraScale Architecture Configurable Logic Block (UG574). Xilinx, v1.5 edition, February 2017. URL [https://www.xilinx.com/support/documentation/user_guides/](https://www.xilinx.com/support/documentation/user_guides/ug574-ultrascale-clb.pdf) [ug574-ultrascale-clb.pdf](https://www.xilinx.com/support/documentation/user_guides/ug574-ultrascale-clb.pdf).
- [71] Vivado Design Suite User Guide: High-Level Synthesis (UG902). Xilinx, v2017.1 edition, April 2017. URL [https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug902-vivado-high-level-synthesis.pdf) [1/ug902-vivado-high-level-synthesis.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug902-vivado-high-level-synthesis.pdf).

[72] UltraScale Architecture Configuration (UG570). Xilinx, v1.7 edition, March 2017. URL [https://www.xilinx.com/support/documentation/user_guides/](https://www.xilinx.com/support/documentation/user_guides/ug570-ultrascale-configuration.pdf) [ug570-ultrascale-configuration.pdf](https://www.xilinx.com/support/documentation/user_guides/ug570-ultrascale-configuration.pdf).

Glossary

array partitioning Dividing a single logical array into multiple physical memories.. [90,](#page-91-0) [163,](#page-164-0) [189](#page-190-0)

- bitstream The configuration data used to program the functionality of an FPGA. [13](#page-14-0)
- **BRAM** A block RAM is a configurable random access memory that is embedded throughout an FPGA for data storage and communication.. [17,](#page-18-0) [139,](#page-140-0) [160,](#page-161-0) [176,](#page-177-0) [201,](#page-202-0) [256](#page-257-0)
- C/RTL cosimulation The process of verifying an [RTL](#page-260-0) design generated by HLS using testvectors captured from the C testbench.. [134](#page-135-0)
- Compressed Row Storage Compressed Row Storage is a technique for representing a sparse matrix. It allows large matrices with a small number of elements to be stored and operated on efficiently.. [123](#page-124-0)
- data rate The frequency at which a task can process the input data. This is often expressed in bits/second and thus also depends on the size of the input data. [21](#page-22-0)
- Discrete Fourier Transform An transformation that takes a discrete signal and converts it to a freqeuncy-domain representation.. [4,](#page-5-0) [79,](#page-80-0) [103,](#page-104-0) [255](#page-256-0)
- EDA Electronic design automation (EDA) are a set of software tools used to aid the hardware design process. . [11](#page-12-0)
- Fast Fourier Transform An optimized version of the [Discrete Fourier Transform \(DFT\)](#page-260-1) which requires fewer operations.. [79,](#page-80-0) [103](#page-104-0)
- FF A flip-flop (FF) is a circuit that can store information. We typically think of it as storing one bit of data and are a fundamental building block for creating memories in digital circuits.. [14,](#page-15-0) [160,](#page-161-0) [176,](#page-177-0) [256](#page-257-0)
- finite impulse response A common digital signal processing task that performs a convolution on the input signal with a fixed signal that is defined by its coefficients. The FIR is often performed in hardware and can be efficiently implemented. [22](#page-23-0)
- FPGA A field-programmable gate array (FPGA) is an integrated circuit that can be customized or programmed after it is manufactured ("in the field"). . [11,](#page-12-0) [256](#page-257-0)
- HLS High-level synthesis is a hardware design process that translates an algorithmic description (which is decoupled from the cycle to cycle behavior) into a register transfer level (RTL) hardware description language which specifies the exact behavior of the circuit on a cycle-bycycle basis. [11,](#page-12-0) [200](#page-201-0)
- I/O block An I/O block provides the interface between the FPGA fabric and the remainder of the system. I/O blocks can talk to memories (e.g., on-chip caches and off-chip DRAM, microprocessors (using AXI or other protocols), sensors, actuators, etc.. . [16,](#page-17-0) [257](#page-258-0)
- IP core An RTL-level component with well-defined interfaces enabling it to be incorporated into a larger design. Often used as a way of hiding the 'intellectual property' from another company, hence the name.. [19](#page-20-0)
- logic synthesis The process of converting an glsrtl design into a netlist of device-level primitives.. [13](#page-14-0)
- loop interchange A code transformation that changes the order of loop operations. This transformation is often a useful approach to addressing recurrences in code.. [97](#page-98-0)
- loop pipelining Enabling multiple iterations of a loop to run concurrently sharing the same functional units.. [88](#page-89-0)
- LUT A lookup table (LUT) is a memory where the address signal are the inputs and the corresponding outputs are contained in the memory entries. It is a key computational component of modern [field-programmable gate array \(FPGA\)s](#page-260-2).. [13,](#page-14-0) [256](#page-257-0)
- netlist An intermediate design artifact consisting of device-level primitive elements and the connections between them. In FPGA designs, the primitive elements include [lookup table](#page-260-3) [\(LUT\)s,](#page-260-3)[flip-flop \(FF\)s,](#page-260-4) and [block RAM \(BRAM\)s.](#page-260-5). [13](#page-14-0)
- partial loop unrolling A transformation where the body of a loop is replicated multiple times. This is often used in processor systems to reduce loop condition overhead or to provide opportunities for vectorization. In HLS, it can have a similar effect, enabling more operations from the same loop nest to be considered in scheduling. This can improve the performance of a design.. [91,](#page-92-0) [132](#page-133-0)
- place and route The process of converting a netlist of device-level primitives into the configuration of a particular device.. [13](#page-14-0)
- process An individual component in a dataflow architecture. [120](#page-121-0)
- processing element A coarse-grained concurrently executing component in a design. In HLS, this is often used in the context of a dataflow design.. [163](#page-164-0)
- recurrence A code structure that results in a feedback loop when implemented in a circuit. Recurrences limit the throughput of the circuit.. [26,](#page-27-0) [97](#page-98-0)
- ROM A Read-only Memory is a memory which is initialized to a particular value and then read but never written. In many cases the storage for ROMs can be highly optimized because their value never changes.. [100](#page-101-0)
- routing channel A routing channel provides a flexible set of connections between the FPGA programmable logic elements. . [15,](#page-16-0) [16,](#page-17-0) [257](#page-258-0)
- RTL Register-transfer level (RTL) is a hardware design abstraction which models a synchronous digital circuit using logical operations that occur between between hardware registers. It is common design entry for modern digital design. [11,](#page-12-0) [129,](#page-130-0) [215](#page-216-0)
- slice A (typically small) set of [LUTs,](#page-260-3) [FFs](#page-260-4) and multiplexors. These are often reported in [FPGA](#page-260-2) resource utilization reports. . [14,](#page-15-0) [15,](#page-16-0) [16](#page-17-0)
- sorting cell An simple stateful component that forms part of a larger sorting network or algorithm. Commonly a cell performs a compare-and-swap operation between two elements.. [192](#page-193-0)
- stable sort A sorting algorithm that keeps different elements with the same sorting key in their original sequence after sorting.. [186,](#page-187-0) [218](#page-219-0)
- Static Single Assignment Static Single Assignment is an intermediate representation in compilers where each variable is assigned only once. This form makes many common optimizations simpler to write.. [192](#page-193-0)
- switchbox A switchbox connects [routing channels](#page-257-1) to provide a flesible routing structure for data routed between the programmable logic and [I/O block.](#page-257-2) . [15,](#page-16-0) [16](#page-17-0)
- systolic array An array of processing elements that coordinate to perform a more complex algorithm. Systolic arrays are usually designed so that each processing element encapsulates some local information and only communicates with its local neighbors. This often enables systolic arrays to easily scale to large problem sizes by increasing the size of the array.. [192,](#page-193-0) [206](#page-207-0)
- task A fundamental atomic unit of behavior or high-level synthesis computation; this corresponds to a function invocation in high-level synthesis. [20](#page-21-0)
- task pipelining Being able to execute more than one task concurrently on the same accelerator in a pipelined fashion.. [117,](#page-118-0) [164](#page-165-0)
- task interval The time between when one task starts and the next starts or the difference between the start times of two consecutive tasks. [20,](#page-21-0) [21](#page-22-0)
- task latency The time between when a task starts and when it finishes. [20](#page-21-0)

Acronyms

- ASIC application-specific integrated circuit. Glossary: [ASIC](#page-0-0)
- BRAM block RAM. Glossary: [BRAM,](#page-256-1) [17,](#page-18-0) [18,](#page-19-0) [139,](#page-140-0) [160,](#page-161-0) [163,](#page-164-0) [176,](#page-177-0) [201,](#page-202-0) [256](#page-257-0)
- CRS compressed row storage. Glossary: [Compressed Row Storage,](#page-256-2) [123,](#page-124-0) [124,](#page-125-0) [125,](#page-126-0) [126](#page-127-0)
- DFT Discrete Fourier Transform. Glossary: [Discrete Fourier Transform,](#page-256-3) [4,](#page-5-0) [79,](#page-80-0) [81,](#page-82-0) [82,](#page-83-0) [83,](#page-84-0) [84,](#page-85-0) [85,](#page-86-0) [95,](#page-96-0) [96,](#page-97-0) [97,](#page-98-0) [98,](#page-99-0) [99,](#page-100-0) [100,](#page-101-0) [101,](#page-102-0) [103,](#page-104-0) [104,](#page-105-0) [105,](#page-106-0) [107,](#page-108-0) [122,](#page-123-0) [255](#page-256-0)
- EDA electronic design automation. Glossary: [EDA,](#page-256-4) [11](#page-12-0)
- FF flip-flop. Glossary: [FF,](#page-256-5) [14,](#page-15-0) [15,](#page-16-0) [18,](#page-19-0) [160,](#page-161-0) [176,](#page-177-0) [256,](#page-257-0) [257](#page-258-0)
- FFT Fast Fourier Transform. Glossary: [Fast Fourier Transform,](#page-256-6) [79,](#page-80-0) [100,](#page-101-0) [103,](#page-104-0) [104,](#page-105-0) [105,](#page-106-0) [106,](#page-107-0) [107,](#page-108-0) [108,](#page-109-0) [109,](#page-110-0) [110,](#page-111-0) [111,](#page-112-0) [112,](#page-113-0) [113,](#page-114-0) [114,](#page-115-0) [115,](#page-116-0) [116,](#page-117-0) [117,](#page-118-0) [118,](#page-119-0) [119,](#page-120-0) [120,](#page-121-0) [121,](#page-122-0) [122](#page-123-0)
- FPGA field-programmable gate array. Glossary: [FPGA,](#page-256-7) [11,](#page-12-0) [13,](#page-14-0) [14,](#page-15-0) [15,](#page-16-0) [16,](#page-17-0) [17,](#page-18-0) [256,](#page-257-0) [257](#page-258-0)
- HLS high-level synthesis. Glossary: [HLS,](#page-256-8) [11,](#page-12-0) [12,](#page-13-0) [13,](#page-14-0) [16,](#page-17-0) [18,](#page-19-0) [200](#page-201-0)
- LUT lookup table. Glossary: [LUT,](#page-257-3) [13,](#page-14-0) [14,](#page-15-0) [15,](#page-16-0) [256,](#page-257-0) [257](#page-258-0)
- **PAR** place and route. *Glossary:* [place and route,](#page-257-4) [13](#page-14-0)
- PE Processing Element. Glossary: [processing element,](#page-257-5) [163,](#page-164-0) [164](#page-165-0)
- ROM Read-only Memory. Glossary: [ROM,](#page-257-6) [100](#page-101-0)
- RTL register-transfer level. Glossary: [RTL,](#page-257-7) [11,](#page-12-0) [13,](#page-14-0) [129,](#page-130-0) [134,](#page-135-0) [215,](#page-216-0) [255](#page-256-0)
- SSA static single assigment. Glossary: [Static Single Assignment,](#page-258-1) [192](#page-193-0)