

# ScaleHLS: A New Scalable HLS Framework on Multi-Level Intermediate Representation

Anthony Cabrera CSE565M Paper Presentation October 3, 2023

ORNL is managed by UT-Battelle LLC for the US Department of Energy





# **LOAK RIDGE**

























# Main Takeaway

- Current HLS tooling is built on a single, low level of abstraction, e.g., LLVM IR.
- However, the semantic gap between C/C++ and LLVM IR is very large, which makes it challenging to perform higher abstraction level optimizations.
- The goal of [ScaleHLS](https://github.com/UIUC-ChenLab/scalehls) is to fill this semantic gap with hierarchical intermediate representations that make it easier to optimize the HLS design, subsequently explore the design space.



# Contributions of ScaleHLS

- Hierarchical representations of HLS designs to make reasoning about optimizations easier
- Provide optimization passes and infrastructure to operate at the level of graph, loop, and directive levels
- An automated DSE engine to find the Pareto curve between latency and space
- Provides and HLS C front-end to MLIR and an HLS C/C++ emitter





# Background



# MLIR in a Nutshell

- Close the semantic gap between [input language] and LLVM IR through hierarchical intermediate representations, i.e., **progressive lowering**
- Take advantage of pre-existing SW, passes, dialects, and optimizations and plug them in to your own compiler flows





# MLIR in a Nutshell

- Close the semantic gap between [input language] and LLVM IR through hierarchical intermediate representations, i.e., **progressive lowering**
- Take advantage of pre-existing SW, passes, dialects, and optimizations and plug them in to your own compiler flows







# ScaleHLS Design



## ScaleHLS Representation: Graph Level

- Leverage pre-existing onnx dialect\* for Graph-level IR and representing computation graphs
	- $-$  E.g.,  $\delta$ output = "onnx.Conv" ( $\delta$ input,  $\delta$ weight)  $\{ \ldots \}$ : (tensor<1x3x34x34xf32>, tensor<64x3x3x3xf32>) -> tensor<1x64x32x32xf32> HLS C/C++ PyTorch



 $\frac{\bar{N}_{\rm ational\ Laboratory}}{\bar{N}_{\rm ational\ Laboratory}}$  The figure has been changed since its original publication date

14

**LOAK RIDGE** 

## ScaleHLS Representation: Loop Level

• Leverage pre-existing affine and scf dialect for Loop-level IR for loop level transformations and analysis



 $\frac{1}{\sqrt{2}}$  The figure has been changed since its original publication date

## ScaleHLS Representation: HLS Level

• Develop HLSCpp to represent HLS-specific structures and program directives, which provides the capability of conducting directive optimizations and supports the emission of synthesizable C/C++ code



#### **XOAK RIDGE**

16

National Laboratory\* The figure has been changed since its original publication date

# Array Partitioning MLIR Representation

(dO<sub>orig</sub>, dl<sub>orig</sub>) -> (partition idx x, partition idx y, physical idx x, physical idx y)

(b) example:  $(3, 6) \rightarrow ?$ 





# Array Partitioning MLIR Representation

(dO<sub>orig</sub>, dl<sub>orig</sub>) -> (partition idx x, partition idx y, physical idx x, physical idx y)





# Array Partitioning MLIR Representation

(dO<sub>orig</sub>, dl<sub>orig</sub>) -> (partition idx x, partition idx y, physical idx x, physical idx y)

(b) example:  $(3, 6) \rightarrow ?$ 





#### Array Partitioning MLIR Representation (dO<sub>orig</sub>, d1<sub>orig</sub>) -> (partition idx x, partition idx y, physical idx x, physical idx y)





Array Partitioning MLIR Representation (dO<sub>orig</sub>, d1<sub>orig</sub>) -> (partition idx x, partition idx y, physical idx x, physical idx y) (b) example:  $(3, 6) \rightarrow ?$  $d1$ : none  $d1$ : none d0 mod  $2 = 3 \text{ mod } 2 = 1$ do: cyclic-2 0d0: none

(a)  $affine_map<(d0, d1)$  ->

 $(d0, d1)$ 



(b)  $affine_map<(d0, d1)$  ->

 $(d\theta \mod 2, \theta, d\theta \text{ floordiv } 2, d1)$ 



Array Partitioning MLIR Representation (dO<sub>orig</sub>, dl<sub>orig</sub>) -> (partition idx x, partition idx y, physical idx x, physical idx y)





Array Partitioning MLIR Representation (dO<sub>orig</sub>, d1<sub>orig</sub>) -> (partition idx x, partition idx y, physical idx x, physical idx y)





Array Partitioning MLIR Representation (dO<sub>orig</sub>, dl<sub>orig</sub>) -> (partition idx x, partition idx y, physical idx x, physical idx y)





# ScaleHLS Optimization

- Apply the appropriate flavor of pass at the appropriate representation level
	- e.g., apply graph passes on graph representation
- Note the passes not in bold in the *Loop* row; those are passes that already exist and are compatible with the dialects in that level of representation

#### Table II **SCALEHLS PASSES.**



Boldface ones are new passes provided by ScaleHLS, while others are MLIR built-in passes.



# Graph Transform Example

Explores tradeoff between latency and space

- Assume each Proc takes 1t time.
- The goal is to apply the HLS dataflow pragma to this design
- 4(a) violates the bypass path constraint of Vitis HLS
- 4(b) legalizes this dataflow by combining the offending sub-graph into it's own stage. Results in 3-stage pipeline with latency = 3t
- 4(c) aggressively legalizes by adding enough copy nodes to remove bypass path. Results in 5-stage pipeline with latency = 1t, but more HW needed to achieve this
- Latency/space tradeoff in 4(d) by introducing split-function pass, which groups every two stages. Latency = 2t with only one additional copy node required



Graph-level dataflow optimization. (a) original dataflow; (b) Figure 4. legalized dataflow without copy nodes; (c) legalized dataflow with inserting copy nodes; (d) dataflow with a minimum granularity of 2.



# Full Example





27

## Full Example

void syrk(float alpha, float beta,  $\#map = affine max(d0, d1)$ void syrk(float v0, float v1, float C[16][8], float A[16][16]) {  $\rightarrow$  (d0 mod 2, 0, d0 floordiv 2, d1)> float v2[16][8], float v3[16][16]) { for (int i =  $0; i < 16; i++)$  { func @syrk(%alpha, %beta, #pragma HLS resource variable=v2 \ for (int  $j = 0$ ;  $j \le i$ ;  $j++)$  { %A: memref<16x8xf32, #map, 1>, core=ram s2p bram  $C[i][j]$  \*= beta; %C: memref<16x16xf32. #map. 1>) #pragma HLS array partition variable=v2 \ for  $(int k = 0; k < 8; k++)$  { attributes {top function = true} { cyclic factor=2 dim=1  $C[i][j]$  += alpha \* A[i][k] \* A[j][k]; affine.for  $%k = 0$  to 8 { }}}} (i) input C affine.for  $Xi = 0$  to 16 step 2 { #pragma HLS resource variable=v3 \ affine.for  $X_i = 0$  to 16 { core=ram s2p bram  $P_i \rightarrow ii$ : parse C into MLIR affine.if  $(Xi - Xj \ge 0)$  { #pragma HLS array partition variable=v3 \  $%9 = \text{affine.load } %C[%i, %j]$ cyclic factor=2 dim=1 func @syrk(%alpha, %beta, %A, %C) {  $%1 = mulf %beta. %$ affine.for  $Xi = 0$  to 16 { %2 = affine.load %A[%i, %k] for (int  $v4 = 0$ ;  $v4 < 8$ ;  $v4 += 1$ ) { affine.for  $X_1 = 0$  to  $(X_1 + 1)$  {  $\odot$  $%3 = affine.load XA[Xj, Xk]$ for (int  $v5 = 0$ ;  $v5 < 16$ ;  $v5 += 2$ ) { simplifications  $%9 =$  affine. load  $%C[x_i, x_j]$  $%4 = \text{affine.if }$   $%5 = 0$  { for  $(int v6 = 0: v6 < 16; v6 += 1)$  {  $%1 = mulf %beta, %8$ affine.yield %1 #pragma HLS pipeline affine.store %1, %C[%i, %j]  $\}$  else  $\{$ affine.for  $Xk = 0$  to  $8 \{6\}$ affine.yield %0 if  $((v5 - v6) > = 0)$  {  $%2 =$  affine.load  $%4[x_1, x_2]$ float  $v7 = v3[v5][v6];$  $X3 = \text{affine.load } XA[Xj, Xk]$ and IR<sub>s</sub> emission float  $v8 = v1 * v7$ ;  $%5 = mult$  %alpha, %2  $%4 =$  affine. load  $%C[Xi, %j]$  $%6 = nullf %5, %3$ float  $v9 = v2[v5][v4];$  $%5 = mult$  %alpha, %2  $%7 = addf %6, %4$ float  $v10 = v2[v6][v4];$  $%6 = nullf %5, %3$ transforms affine.store %7, %C[%i, %j] float  $v11 = (v4 == 0)$  ?  $v8 : v7$ ;  $\overline{t}$  $%7 = addf %6, %4$ float  $v12 = v0 * v9$ ; affine.store %7, %C[%i, %j]  $affine.$ if (%i - %j + 1 >= 0) { float  $v13 = v12 * v10$ ; synthesizable  ${}}$ }}}} (ii) baseline MLIR  $%9 = \text{affine.load } %C[%1 + 1, %j]$  $float v14 = v13 + v11$ : tive  $%1 = mulf %beta, %$  $v3[v5][v6] = v14;$  $P_{ii \rightarrow iii}$ : loop transfroms  $X2 = \text{affine.load XA}[Xi + 1, Xk]$ direct  $X3 = \text{affine.load } XA[Xj, Xk]$ if  $((v5 - v6 + 1) > = 0)$  { Θ func @syrk(%alpha, %beta, %A, %C) { float  $v15 = v3[(v5 + 1)][v6]$ ;  $P_{III} \rightarrow iv$ : affine.for  $x_k = 0$  to 8 { $\Box$  $\ddot{\hat{}}$ float  $v16 = v1 * v15$ ;  $\cdots$  . . . affine.for %i =  $\theta$  to 16 step 2 { $\theta$ } float  $v17 = v2[(v5 + 1)][v4];$ 흢 affine.for  $X_1 = 0$  to 16 { float  $v18 = v2[v6][v4];$  $affine.store %7, %C[%i + 1, %j]$ affine.for  $Xii = (Xi)$  to  $(Xi + 2)$  { affine.if  $(\%$ ii -  $\%$ j >= 0) {  $\}$  {flatten = false, pipeline = true} . . . . . . .  $%9 = \text{affine.load }\%C[\%ii, \%j]$ } {flatten = true, pipeline = false}  $X1 = \text{mult } % \left( \sum_{i=1}^{n} x_i \right)$ } {flatten = true, pipeline = false}  $v3[(v5 + 1)][v6] = v22;$ A  $affine.$ if (% $k == 0$ ) {  ${}_{\{1\}\}\}$ affine.store %1, %C[%ii, %j] (iv) directive-opted MLIR (v) synthesizable C++ %2 = affine.load %A[%ii, %k] P<sub>i→ii</sub>: scalehls-clang | scalehls-opt -raise-scf-to-affine  $%3 = \text{affine.load } %A[%3]$ ,  $%k$ ]  $%4 =$  affine.load  $C[[811, 8j]]$ Pii-iii: scalehls-opt -affine-loop-perfection -remove-variable-bound -affine-loop-order-opt  $%5 = mulf %alpha, %2$ -partial-affine-loop-tile  $%6 = nullf %5, %3$ Piii->iv: scalehls-opt -legalize-to-hlscpp -loop-pipelining -canonicalize -simplify-affine-if  $%7 = addf %6, %4$ affine.store %7, %C[%ii, %i] -affine-store-forward -simplify-memref-access -array-partition -cse }}}}}} (iii) loop-opted MLIR

Piv→v: scalehls-translate -emit-hlscpp



28

#### Full Examplevoid syrk(float alpha, float beta,  $\#map = affine map( d\theta, d1)$ void syrk(float v0, float v1, float C[16][8], float A[16][16]) {  $\rightarrow$  (d0 mod 2, 0, d0 floordiv 2, d1)> float v2[16][8], float v3[16][16]) { for (int i =  $0: i < 16: i++)$  { func @syrk(%alpha, %beta, #pragma HLS resource variable=v2 \ for (int  $j = 0$ ;  $j \le i$ ;  $j++)$  { %A: memref<16x8xf32, #map, 1>, core=ram s2p bram  $C[i][j]$  \*= beta; %C: memref<16x16xf32, #map, 1>) #pragma HLS array partition variable=v2 \ for (int  $k = 0$ ;  $k < 8$ ;  $k++$ ) { attributes {top function = true} { cyclic factor=2 dim=1  $C[i][j]$  += alpha \* A[i][k] \* A[j][k]; affine.for  $%k = 0$  to 8 {  $3333$  $(i)$  input  $C$ #pragma HLS resource variable=v3 \ affine.for  $Xi = 0$  to 16 step 2 { affine.for  $X_i = 0$  to 16 { core=ram s2p bram  $P_i \rightarrow ii$ : parse C into MLIR affine.if  $(Xi - Xj \ge 0)$  { #pragma HLS array partition variable=v3 \  $%9 = \text{affine.load } %C[%i, %j]$ cyclic factor=2 dim=1 func @syrk(%alpha, %beta, %A, %C) {  $%1 = mulf %beta. %$ affine.for  $Xi = 0$  to 16 { for (int  $v4 = 0$ ;  $v4 < 8$ ;  $v4 += 1$ ) { %2 = affine.load %A[%i, %k] affine.for  $X_1 = 0$  to  $(X_1 + 1)$  {  $\odot$  $%3 = affine.load XA[Xj, Xk]$ for (int  $v5 = 0$ ;  $v5 < 16$ ;  $v5 += 2$ ) { simplifications  $%9 = \text{affine.load } %C[%1, %1]$  $%4 = \text{affine.if }$   $%5 = 0$  { for  $(int v6 = 0: v6 < 16; v6 += 1)$  {  $%1 = mult %beta %$ affine.vield %1 #pragma HLS pipeline affine.store %1, %C[%i, %j]  $\}$  else  $\{$ affine.for  $Xk = 0$  to  $8 \{6\}$ affine.yield %0 if  $((v5 - v6) > = 0)$  {  $%2 = \text{affine.load } %A[%i, %k]$ float  $v7 = v3[v5][v6];$  $%3 =$  affine.load  $%4[x; 2x]$ and IR<sub>s</sub> emission  $%5 = mulf %alpha, %2$ float  $v8 = v1 * v7$ ;  $%4 =$  affine. load  $%C[Xi, %j]$  $%6 = nullf %5, %3$ float  $v9 = v2[v5][v4];$  $%5 = mult$  %alpha, %2  $%7 = addf %6, %4$ float  $v10 = v2[v6][v4];$  $%6 = nullf %5, %3$ transforms affine.store %7, %C[%i, %j] float  $v11 = (v4 == 0) ? v8 : v7$ ;  $_{\rm 0}^{+}$  $%7 = addf %6, %4$ float  $v12 = v0 * v9$ ; affine.store %7, %C[%i, %j]  $affine.$ if (%i - %j + 1 >= 0) { float  $v13 = v12 * v10$ ; synthesizable  ${}}$ }}}} (ii) baseline MLIR  $%80 = \text{affine.load } %C[%1 + 1, %j]$ float  $v14 = v13 + v11$ : tive  $%1 = mulf %beta, %$  $v3[v5][v6] = v14$ ;  $P_{ii \rightarrow iii}$ : loop transfroms  $X2 = \text{affine.load } XA[Xi + 1, Xk]$ direct  $X3 = \text{affine.load } XA[Xj, Xk]$ if  $((v5 - v6 + 1) > = 0)$  { func @syrk(%alpha, %beta, %A, %C) { float  $v15 = v3[(v5 + 1)][v6]$ ;  $P_{III} \rightarrow iv$ : affine.for  $x_k = 0$  to 8 { $\Box$ float  $v16 = v1 * v15$ ;  $\cdots$  . . . affine.for %i =  $\theta$  to 16 step 2 { $\theta$ } float  $v17 = v2[(v5 + 1)][v4];$ affine.for  $X_1 = 0$  to 16 {  $affine.store %7, %C[%i + 1, %j]$ float  $v18 = v2[v6][v4];$ affine.for  $Xii = (Xi)$  to  $(Xi + 2)$  { affine.if  $(\%$ ii -  $\%$ j >= 0) {  $\}$  {flatten = false, pipeline = true} . . . . . . .  $%9 = \text{affine.load }\%C[\%ii, \%j]$ } {flatten = true, pipeline = false}  $X1 = \text{mulf } %$  %beta, %0 } {flatten = true, pipeline = false}  $v3[(v5 + 1)][v6] = v22;$ A  $affine.if$  (% $k == 0$ ) {  $H$ affine.store %1, %C[%ii, %j] (iv) directive-opted MLIR (v) synthesizable C++ %2 = affine.load %A[%ii, %k] P<sub>i→ii</sub>: scalehls-clang | scalehls-opt -raise-scf-to-affine  $%3 = \text{affine.load } %A[%3]$ ,  $%k$ ]  $%4 =$  affine.load  $C[[811, 8j]]$ Pii-iii: scalehls-opt -affine-loop-perfection -remove-variable-bound -affine-loop-order-opt  $%5 = mulf %alpha, %2$ -partial-affine-loop-tile  $%6 = \text{mult } %5, %3$ Piii->iv: scalehls-opt -legalize-to-hlscpp -loop-pipelining -canonicalize -simplify-affine-if  $%7 = addf %6, %4$ affine.store %7, %C[%ii, %j] -affine-store-forward -simplify-memref-access -array-partition -cse }}}}}} (iii) loop-opted MLIR Piv→v: scalehls-translate -emit-hlscpp



29

#### Full Examplevoid syrk(float alpha, float beta,  $\#map = affine map( d\theta, d1)$ void syrk(float v0, float v1, float C[16][8], float A[16][16]) {  $\rightarrow$  (d0 mod 2, 0, d0 floordiv 2, d1)> float v2[16][8], float v3[16][16]) { for (int i =  $0: i < 16: i++)$  { func @syrk(%alpha, %beta, #pragma HLS resource variable=v2 \ for (int  $j = 0$ ;  $j \le i$ ;  $j++)$  { %A: memref<16x8xf32, #map, 1>, core=ram s2p bram  $C[i][j]$  \*= beta; %C: memref<16x16xf32, #map, 1>) #pragma HLS array partition variable=v2 \ for (int  $k = 0$ ;  $k < 8$ ;  $k++$ ) { attributes {top function = true} {  $cyclic$  factor=2  $dim=1$  $C[i][j]$  += alpha \* A[i][k] \* A[j][k]; affine.for  $%k = 0$  to 8 {  $3333$  $(i)$  input  $C$ #pragma HLS resource variable=v3 \ affine.for  $Xi = 0$  to 16 step 2 { affine.for  $X_i = 0$  to 16 { core=ram s2p bram  $P_i \rightarrow ii$ : parse C into MLIR affine.if  $(Xi - Xj \ge 0)$  { #pragma HLS array partition variable=v3 \  $%9 = \text{affine.load } %C[%i, %j]$ cyclic factor=2 dim=1 func @syrk(%alpha, %beta, %A, %C) {  $%1 = mulf %beta. %$ affine.for  $X_i = 0$  to 16 { for (int  $v4 = 0$ ;  $v4 < 8$ ;  $v4 += 1$ ) { %2 = affine.load %A[%i, %k] affine.for  $x_1 = 0$  to  $(x_1 + 1)$  {  $\odot$  $%3 = affine.load XA[Xj, Xk]$ for (int  $v5 = 0$ ;  $v5 < 16$ ;  $v5 += 2$ ) { simplifications  $%9 = \text{affine.load } %C[%1, %1]$  $%4 = \text{affine.if}$   $%5 = 0$   $\left\{ \begin{array}{l} 0 \\ 0 \end{array} \right\}$ for  $(int v6 = 0: v6 < 16; v6 += 1)$  {  $%1 = mult %beta %$ affine.vield %1 #pragma HLS pipeline affine.store %1, %C[%i, %j]  $\}$  else  $\{$ affine.for  $Xk = 0$  to  $8 \{6\}$ affine.yield %0 if  $((v5 - v6) > = 0)$  {  $%2 =$  affine.load  $%4[%i, %k]$ float  $v7 = v3[v5][v6];$  $%3 =$  affine.load  $%4[x; 2x]$ and IR<sub>s</sub> emission  $%5 = mulf %alpha, %2$ float  $v8 = v1 * v7$ ;  $%4 =$  affine. load  $%C[Xi, %j]$  $%6 = nullf %5, %3$ float  $v9 = v2[v5][v4];$  $%5 = mult$  %alpha, %2  $%7 = addf %6, %4$ float  $v10 = v2[v6][v4];$  $%6 = nullf %5, %3$ transforms affine.store %7, %C[%i, %j] float  $v11 = (v4 == 0) ? v8 : v7$ ;  $_{\rm 0}^{+}$  $%7 = addf %6, %4$ float  $v12 = v0 * v9$ ; affine.store %7, %C[%i, %j]  $affine.$ if (%i - %j + 1 >= 0) { float  $v13 = v12 * v10$ ; synthesizable  ${}}$ }}}} (ii) baseline MLIR  $%80 = \text{affine.load } %C[%1 + 1, %j]$  $float v14 = v13 + v11;$ tive  $%1 = mulf %beta, %$  $v3[v5][v6] = v14;$  $P_{ii \rightarrow iii}$ : loop transfroms  $X2 = \text{affine.load } XA[Xi + 1, Xk]$ direct %3 = affine.load %A[%i, %k] if  $((v5 - v6 + 1) > = 0)$  { func @syrk(%alpha, %beta, %A, %C) { float  $v15 = v3[(v5 + 1)][v6]$ ;  $P_{III} \rightarrow iv$ : affine.for  $%k = 0$  to 8  $\left\{ \right\}$ float  $v16 = v1 * v15$ ;  $\cdots$  . . . affine.for %i =  $\theta$  to 16 step 2 { $\theta$ } float  $v17 = v2[(v5 + 1)][v4];$ affine.for  $X_1 = 0$  to 16 {  $affine.store %7, %C[%i + 1, %j]$ float  $v18 = v2[v6][v4];$ affine.for  $Xii = (Xi)$  to  $(Xi + 2)$  { affine.if  $(\%$ ii -  $\%$ j >= 0) {  $\}$  {flatten = false, pipeline = true} . . . . . . .  $%9 = \text{affine.load }\%C[\%ii, \%j]$ } {flatten = true, pipeline = false}  $X1 = \text{mulf } %$  %beta, %0 } {flatten = true, pipeline = false}  $v3[(v5 + 1)][v6] = v22;$  $\boldsymbol{\Omega}$  $affine.if$  (% $k == 0$ ) { affine.store %1, %C[%ii, %j] (iv) directive-opted MLIR (v) synthesizable C++ %2 = affine.load %A[%ii, %k] Pi→ii: scalehls-clang | scalehls-opt -raise-scf-to-affine  $%3 = \text{affine.load } %A[%3]$ ,  $%k$ ]  $%4 =$  affine.load  $C[[811, 8j]]$ Pii-iii: scalehls-opt -affine-loop-perfection -remove-variable-bound -affine-loop-order-opt  $%5 = mulf %alpha, %2$ -partial-affine-loop-tile  $%6 = mult %5, %3$ Piii->iv: scalehls-opt -legalize-to-hlscpp -loop-pipelining -canonicalize -simplify-affine-if  $%7 = addf %6, %4$ affine.store %7, %C[%ii, %j] -affine-store-forward -simplify-memref-access -array-partition -cse }}}}}} Pivey: scalehls-translate -emit-hlscpp (iii) loop-opted MLIR



# Automatic Design Space Exploration

- Before emitting final design, perform automated DSE to find the Pareto frontier for the latency/area tradeoff
	- DSE, in this case, is just experimenting with different combinations of the available passes for ScaleHLS
- Performing PCA reveals that Pareto optimal points cluster and informs their DSE algorithm · Pareto Point



Figure 6. Design space profiling of a GEMM kernel. (a) the latency-area space; (b) PCA of the multi-dimensional design space.





# Results



# Best Configuration for Benchmarks & Scalability Study

Kernel	Prob. Size	Speedup	LP	RVB	Perm. Map	<b>Tiling Sizes</b>	Pipeline II	<b>Array Partition Factors</b>
BICG	4096	$41.7\times$	No	No	[1, 0]	[16, 8]	43	$A:[8, 16], s:[16], q:[8], p:[16], r:[8]$
<b>GEMM</b>	4096	$768.1\times$	Yes	No	[1, 2, 0]	[8, 1, 16]		C:[1, 16], A:[1, 8], B:[8, 16]
<b>GESUMMV</b>	4096	$199.1\times$	Yes	No.	[1, 0]	[8, 16]		$A:[16, 8], B:[16, 8], tmp:[16], x:[8], y:[16]$
SYR2K	4096	$384.0\times$	Yes	Yes	[1, 2, 0]	[8, 4, 4]		C:[4, 4], A:[4, 8], B:[4, 8]
<b>SYRK</b>	4096	$384.1\times$	Yes	Yes	[1, 2, 0]	[64, 1, 1]		C:[1, 1], A:[1, 64]
TRMM	4096	$590.9\times$	Yes	Yes	[1, 2, 0]	[4, 4, 32]	13	A:[4, 4], B:[4, 32]

Table III DSE RESULTS OF LARGE-SCALE COMPUTATION KERNELS.

The data types of all kernels are 32-bits floating-points. Speedup is with respect to the baseline designs from PolyBench-C without the optimization of DSE. LP and RVB denote Loop Perfectization and Remove Variable Bound, respectively. In the Loop Order Optimization, the i-th loop in the loop nest is permuted to location  $PermMap[i]$ , where locations are from the outermost loop to inner.



Figure 7. Scalability study of computation kernels. The problem sizes of computation kernels are scaled from 32 to 4096 and the DSE engine is launched to search for the optimized solutions under each problem size.

# Result for DNN Models

**DSP LUT** Our DSP Effi. DSP Effi. of **Runtime** Memory **Model Speedup** (seconds) (SLR Util.  $%$ ) (SLR Util.  $%$ ) (SLR Util.  $%$ ) (OP/Cvcle/DSP) **TVM-VTA [49]** ResNet-18  $3825.0\times$ 60.8 91.7Mb (79.5%) 1326 (58.2%) 157902 (40.1%) 0.344 1.343 **VGG-16** 46.7Mb (40.5%)  $1505.3\times$ 37.3 878 (38.5%) 88108 (22.4%) 0.744 0.296 **MobileNet**  $1509.0\times$ 38.1 79.4Mb (68.9%) 1774 (77.8%) 138060 (35.0%) 0.791 0.468

Table V OPTIMIZATION RESULTS OF REPRESENTATIVE DNN MODELS.

Speedup is with respect to the baseline designs compiled from PyTorch by ScaleHLS but without the multi-level optimization.



"Boseline" "Baseline" is the baseline HLS design $\overline{\infty}$ . the baseline **HLS** design



Figure 8. Ablation study of DNN models. D,  $L\{n\}$ , and  $G\{n\}$  denote directive, loop, and graph optimizations, respectively. Larger n indicates larger loop unrolling factor and finer dataflow granularity for loop and graph optimizations, respectively.

# Conclusion

- Contribution
	- An end-to-end framework that closes the semantic gap between HLS and Verilog
- Strengths
	- Novel approach to closing the semantic gap between HLS and RTL
	- Code is open-source
- Weaknesses
	- Number of benchmarked applications is small and of a similar flavor (GEMM). More applications from different domains would be beneficial
	- Approach requires using AMD software ecosystem and hardware backends

